dss_features.c 9.8 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
/*
 * linux/drivers/video/omap2/dss/dss_features.c
 *
 * Copyright (C) 2010 Texas Instruments
 * Author: Archit Taneja <archit@ti.com>
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published by
 * the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <linux/kernel.h>
#include <linux/types.h>
#include <linux/err.h>
#include <linux/slab.h>

#include <plat/display.h>
#include <plat/cpu.h>

28
#include "dss.h"
29 30 31 32 33 34 35
#include "dss_features.h"

/* Defines a generic omap register field */
struct dss_reg_field {
	u8 start, end;
};

36 37 38 39
struct dss_param_range {
	int min, max;
};

40 41 42 43 44 45 46 47 48 49
struct omap_dss_features {
	const struct dss_reg_field *reg_fields;
	const int num_reg_fields;

	const u32 has_feature;

	const int num_mgrs;
	const int num_ovls;
	const enum omap_display_type *supported_displays;
	const enum omap_color_mode *supported_color_modes;
50
	const char * const *clksrc_names;
51
	const struct dss_param_range *dss_params;
52 53 54 55 56 57
};

/* This struct is assigned to one of the below during initialization */
static struct omap_dss_features *omap_current_dss_features;

static const struct dss_reg_field omap2_dss_reg_fields[] = {
58 59 60 61 62 63 64 65
	[FEAT_REG_FIRHINC]		= { 11, 0 },
	[FEAT_REG_FIRVINC]		= { 27, 16 },
	[FEAT_REG_FIFOLOWTHRESHOLD]	= { 8, 0 },
	[FEAT_REG_FIFOHIGHTHRESHOLD]	= { 24, 16 },
	[FEAT_REG_FIFOSIZE]		= { 8, 0 },
	[FEAT_REG_HORIZONTALACCU]	= { 9, 0 },
	[FEAT_REG_VERTICALACCU]		= { 25, 16 },
	[FEAT_REG_DISPC_CLK_SWITCH]	= { 0, 0 },
66 67 68
};

static const struct dss_reg_field omap3_dss_reg_fields[] = {
69 70 71 72 73 74 75 76
	[FEAT_REG_FIRHINC]		= { 12, 0 },
	[FEAT_REG_FIRVINC]		= { 28, 16 },
	[FEAT_REG_FIFOLOWTHRESHOLD]	= { 11, 0 },
	[FEAT_REG_FIFOHIGHTHRESHOLD]	= { 27, 16 },
	[FEAT_REG_FIFOSIZE]		= { 10, 0 },
	[FEAT_REG_HORIZONTALACCU]	= { 9, 0 },
	[FEAT_REG_VERTICALACCU]		= { 25, 16 },
	[FEAT_REG_DISPC_CLK_SWITCH]	= { 0, 0 },
77 78 79
};

static const struct dss_reg_field omap4_dss_reg_fields[] = {
80 81 82 83 84 85 86 87
	[FEAT_REG_FIRHINC]		= { 12, 0 },
	[FEAT_REG_FIRVINC]		= { 28, 16 },
	[FEAT_REG_FIFOLOWTHRESHOLD]	= { 15, 0 },
	[FEAT_REG_FIFOHIGHTHRESHOLD]	= { 31, 16 },
	[FEAT_REG_FIFOSIZE]		= { 15, 0 },
	[FEAT_REG_HORIZONTALACCU]	= { 10, 0 },
	[FEAT_REG_VERTICALACCU]		= { 26, 16 },
	[FEAT_REG_DISPC_CLK_SWITCH]	= { 9, 8 },
88 89 90 91
};

static const enum omap_display_type omap2_dss_supported_displays[] = {
	/* OMAP_DSS_CHANNEL_LCD */
92
	OMAP_DISPLAY_TYPE_DPI | OMAP_DISPLAY_TYPE_DBI,
93 94 95 96 97

	/* OMAP_DSS_CHANNEL_DIGIT */
	OMAP_DISPLAY_TYPE_VENC,
};

98
static const enum omap_display_type omap3430_dss_supported_displays[] = {
99 100 101 102 103 104 105 106
	/* OMAP_DSS_CHANNEL_LCD */
	OMAP_DISPLAY_TYPE_DPI | OMAP_DISPLAY_TYPE_DBI |
	OMAP_DISPLAY_TYPE_SDI | OMAP_DISPLAY_TYPE_DSI,

	/* OMAP_DSS_CHANNEL_DIGIT */
	OMAP_DISPLAY_TYPE_VENC,
};

107 108 109 110 111 112 113 114 115
static const enum omap_display_type omap3630_dss_supported_displays[] = {
	/* OMAP_DSS_CHANNEL_LCD */
	OMAP_DISPLAY_TYPE_DPI | OMAP_DISPLAY_TYPE_DBI |
	OMAP_DISPLAY_TYPE_DSI,

	/* OMAP_DSS_CHANNEL_DIGIT */
	OMAP_DISPLAY_TYPE_VENC,
};

116 117 118 119 120 121 122 123 124 125 126 127
static const enum omap_display_type omap4_dss_supported_displays[] = {
	/* OMAP_DSS_CHANNEL_LCD */
	OMAP_DISPLAY_TYPE_DBI | OMAP_DISPLAY_TYPE_DSI,

	/* OMAP_DSS_CHANNEL_DIGIT */
	OMAP_DISPLAY_TYPE_VENC,

	/* OMAP_DSS_CHANNEL_LCD2 */
	OMAP_DISPLAY_TYPE_DPI | OMAP_DISPLAY_TYPE_DBI |
	OMAP_DISPLAY_TYPE_DSI,
};

128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167
static const enum omap_color_mode omap2_dss_supported_color_modes[] = {
	/* OMAP_DSS_GFX */
	OMAP_DSS_COLOR_CLUT1 | OMAP_DSS_COLOR_CLUT2 |
	OMAP_DSS_COLOR_CLUT4 | OMAP_DSS_COLOR_CLUT8 |
	OMAP_DSS_COLOR_RGB12U | OMAP_DSS_COLOR_RGB16 |
	OMAP_DSS_COLOR_RGB24U | OMAP_DSS_COLOR_RGB24P,

	/* OMAP_DSS_VIDEO1 */
	OMAP_DSS_COLOR_RGB16 | OMAP_DSS_COLOR_RGB24U |
	OMAP_DSS_COLOR_RGB24P | OMAP_DSS_COLOR_YUV2 |
	OMAP_DSS_COLOR_UYVY,

	/* OMAP_DSS_VIDEO2 */
	OMAP_DSS_COLOR_RGB16 | OMAP_DSS_COLOR_RGB24U |
	OMAP_DSS_COLOR_RGB24P | OMAP_DSS_COLOR_YUV2 |
	OMAP_DSS_COLOR_UYVY,
};

static const enum omap_color_mode omap3_dss_supported_color_modes[] = {
	/* OMAP_DSS_GFX */
	OMAP_DSS_COLOR_CLUT1 | OMAP_DSS_COLOR_CLUT2 |
	OMAP_DSS_COLOR_CLUT4 | OMAP_DSS_COLOR_CLUT8 |
	OMAP_DSS_COLOR_RGB12U | OMAP_DSS_COLOR_ARGB16 |
	OMAP_DSS_COLOR_RGB16 | OMAP_DSS_COLOR_RGB24U |
	OMAP_DSS_COLOR_RGB24P | OMAP_DSS_COLOR_ARGB32 |
	OMAP_DSS_COLOR_RGBA32 | OMAP_DSS_COLOR_RGBX32,

	/* OMAP_DSS_VIDEO1 */
	OMAP_DSS_COLOR_RGB24U | OMAP_DSS_COLOR_RGB24P |
	OMAP_DSS_COLOR_RGB12U | OMAP_DSS_COLOR_RGB16 |
	OMAP_DSS_COLOR_YUV2 | OMAP_DSS_COLOR_UYVY,

	/* OMAP_DSS_VIDEO2 */
	OMAP_DSS_COLOR_RGB12U | OMAP_DSS_COLOR_ARGB16 |
	OMAP_DSS_COLOR_RGB16 | OMAP_DSS_COLOR_RGB24U |
	OMAP_DSS_COLOR_RGB24P | OMAP_DSS_COLOR_YUV2 |
	OMAP_DSS_COLOR_UYVY | OMAP_DSS_COLOR_ARGB32 |
	OMAP_DSS_COLOR_RGBA32 | OMAP_DSS_COLOR_RGBX32,
};

168 169 170 171
static const char * const omap2_dss_clk_source_names[] = {
	[DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC]	= "N/A",
	[DSS_CLK_SRC_DSI_PLL_HSDIV_DSI]		= "N/A",
	[DSS_CLK_SRC_FCK]			= "DSS_FCLK1",
172 173
};

174 175 176 177
static const char * const omap3_dss_clk_source_names[] = {
	[DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC]	= "DSI1_PLL_FCLK",
	[DSS_CLK_SRC_DSI_PLL_HSDIV_DSI]		= "DSI2_PLL_FCLK",
	[DSS_CLK_SRC_FCK]			= "DSS1_ALWON_FCLK",
178 179
};

180 181 182 183
static const char * const omap4_dss_clk_source_names[] = {
	[DSS_CLK_SRC_DSI_PLL_HSDIV_DISPC]	= "PLL1_CLK1",
	[DSS_CLK_SRC_DSI_PLL_HSDIV_DSI]		= "PLL1_CLK2",
	[DSS_CLK_SRC_FCK]			= "DSS_FCLK",
184 185
};

186 187 188 189 190 191 192 193 194 195 196 197
static const struct dss_param_range omap2_dss_param_range[] = {
	[FEAT_PARAM_DSS_FCK]	= { 0, 173000000 },
};

static const struct dss_param_range omap3_dss_param_range[] = {
	[FEAT_PARAM_DSS_FCK]	= { 0, 173000000 },
};

static const struct dss_param_range omap4_dss_param_range[] = {
	[FEAT_PARAM_DSS_FCK]	= { 0, 186000000 },
};

198 199 200 201 202
/* OMAP2 DSS Features */
static struct omap_dss_features omap2_dss_features = {
	.reg_fields = omap2_dss_reg_fields,
	.num_reg_fields = ARRAY_SIZE(omap2_dss_reg_fields),

203 204
	.has_feature	=
		FEAT_LCDENABLEPOL | FEAT_LCDENABLESIGNAL |
205 206
		FEAT_PCKFREEENABLE | FEAT_FUNCGATED |
		FEAT_ROWREPEATENABLE | FEAT_RESIZECONF,
207

208 209 210 211
	.num_mgrs = 2,
	.num_ovls = 3,
	.supported_displays = omap2_dss_supported_displays,
	.supported_color_modes = omap2_dss_supported_color_modes,
212
	.clksrc_names = omap2_dss_clk_source_names,
213
	.dss_params = omap2_dss_param_range,
214 215 216
};

/* OMAP3 DSS Features */
217
static struct omap_dss_features omap3430_dss_features = {
218 219 220
	.reg_fields = omap3_dss_reg_fields,
	.num_reg_fields = ARRAY_SIZE(omap3_dss_reg_fields),

221 222 223
	.has_feature	=
		FEAT_GLOBAL_ALPHA | FEAT_LCDENABLEPOL |
		FEAT_LCDENABLESIGNAL | FEAT_PCKFREEENABLE |
224 225
		FEAT_FUNCGATED | FEAT_ROWREPEATENABLE |
		FEAT_LINEBUFFERSPLIT | FEAT_RESIZECONF,
226 227 228

	.num_mgrs = 2,
	.num_ovls = 3,
229
	.supported_displays = omap3430_dss_supported_displays,
230
	.supported_color_modes = omap3_dss_supported_color_modes,
231
	.clksrc_names = omap3_dss_clk_source_names,
232
	.dss_params = omap3_dss_param_range,
233 234
};

235 236 237 238
static struct omap_dss_features omap3630_dss_features = {
	.reg_fields = omap3_dss_reg_fields,
	.num_reg_fields = ARRAY_SIZE(omap3_dss_reg_fields),

239 240 241
	.has_feature    =
		FEAT_GLOBAL_ALPHA | FEAT_LCDENABLEPOL |
		FEAT_LCDENABLESIGNAL | FEAT_PCKFREEENABLE |
242 243 244
		FEAT_PRE_MULT_ALPHA | FEAT_FUNCGATED |
		FEAT_ROWREPEATENABLE | FEAT_LINEBUFFERSPLIT |
		FEAT_RESIZECONF,
245 246 247

	.num_mgrs = 2,
	.num_ovls = 3,
248
	.supported_displays = omap3630_dss_supported_displays,
249
	.supported_color_modes = omap3_dss_supported_color_modes,
250
	.clksrc_names = omap3_dss_clk_source_names,
251
	.dss_params = omap3_dss_param_range,
252 253
};

254 255
/* OMAP4 DSS Features */
static struct omap_dss_features omap4_dss_features = {
256 257
	.reg_fields = omap4_dss_reg_fields,
	.num_reg_fields = ARRAY_SIZE(omap4_dss_reg_fields),
258 259 260

	.has_feature	=
		FEAT_GLOBAL_ALPHA | FEAT_PRE_MULT_ALPHA |
261
		FEAT_MGR_LCD2 | FEAT_GLOBAL_ALPHA_VID1 |
262
		FEAT_CORE_CLK_DIV | FEAT_LCD_CLK_SRC,
263 264 265 266 267

	.num_mgrs = 3,
	.num_ovls = 3,
	.supported_displays = omap4_dss_supported_displays,
	.supported_color_modes = omap3_dss_supported_color_modes,
268
	.clksrc_names = omap4_dss_clk_source_names,
269
	.dss_params = omap4_dss_param_range,
270 271
};

272 273 274 275 276 277 278 279 280 281 282
/* Functions returning values related to a DSS feature */
int dss_feat_get_num_mgrs(void)
{
	return omap_current_dss_features->num_mgrs;
}

int dss_feat_get_num_ovls(void)
{
	return omap_current_dss_features->num_ovls;
}

283 284 285 286 287 288
unsigned long dss_feat_get_param_min(enum dss_range_param param)
{
	return omap_current_dss_features->dss_params[param].min;
}

unsigned long dss_feat_get_param_max(enum dss_range_param param)
289
{
290
	return omap_current_dss_features->dss_params[param].max;
291 292
}

293 294 295 296 297 298 299 300 301 302
enum omap_display_type dss_feat_get_supported_displays(enum omap_channel channel)
{
	return omap_current_dss_features->supported_displays[channel];
}

enum omap_color_mode dss_feat_get_supported_color_modes(enum omap_plane plane)
{
	return omap_current_dss_features->supported_color_modes[plane];
}

303 304 305 306 307 308 309
bool dss_feat_color_mode_supported(enum omap_plane plane,
		enum omap_color_mode color_mode)
{
	return omap_current_dss_features->supported_color_modes[plane] &
			color_mode;
}

310 311
const char *dss_feat_get_clk_source_name(enum dss_clk_source id)
{
312
	return omap_current_dss_features->clksrc_names[id];
313 314
}

315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333
/* DSS has_feature check */
bool dss_has_feature(enum dss_feat_id id)
{
	return omap_current_dss_features->has_feature & id;
}

void dss_feat_get_reg_field(enum dss_feat_reg_field id, u8 *start, u8 *end)
{
	if (id >= omap_current_dss_features->num_reg_fields)
		BUG();

	*start = omap_current_dss_features->reg_fields[id].start;
	*end = omap_current_dss_features->reg_fields[id].end;
}

void dss_features_init(void)
{
	if (cpu_is_omap24xx())
		omap_current_dss_features = &omap2_dss_features;
334 335 336 337
	else if (cpu_is_omap3630())
		omap_current_dss_features = &omap3630_dss_features;
	else if (cpu_is_omap34xx())
		omap_current_dss_features = &omap3430_dss_features;
338 339
	else
		omap_current_dss_features = &omap4_dss_features;
340
}