hardware.h 2.4 KB
Newer Older
1
/*
2
 * arch/arm/mach-at91/include/mach/hardware.h
3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
 *
 *  Copyright (C) 2003 SAN People
 *  Copyright (C) 2003 ATMEL
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 */

#ifndef __ASM_ARCH_HARDWARE_H
#define __ASM_ARCH_HARDWARE_H

#include <asm/sizes.h>

19
#if defined(CONFIG_ARCH_AT91RM9200)
20
#include <mach/at91rm9200.h>
21
#elif defined(CONFIG_ARCH_AT91SAM9260) || defined(CONFIG_ARCH_AT91SAM9G20)
22
#include <mach/at91sam9260.h>
23
#elif defined(CONFIG_ARCH_AT91SAM9261)
24
#include <mach/at91sam9261.h>
25
#elif defined(CONFIG_ARCH_AT91SAM9263)
26
#include <mach/at91sam9263.h>
27
#elif defined(CONFIG_ARCH_AT91SAM9RL)
28
#include <mach/at91sam9rl.h>
29
#elif defined(CONFIG_ARCH_AT91CAP9)
30
#include <mach/at91cap9.h>
31
#elif defined(CONFIG_ARCH_AT91X40)
32
#include <mach/at91x40.h>
33 34 35 36
#else
#error "Unsupported AT91 processor"
#endif

37

38
#ifdef CONFIG_MMU
39
/*
40
 * Remap the peripherals from address 0xFFF78000 .. 0xFFFFFFFF
41
 * to 0xFEF78000 .. 0xFF000000.  (544Kb)
42
 */
43
#define AT91_IO_PHYS_BASE	0xFFF78000
44
#define AT91_IO_VIRT_BASE	(0xFF000000 - AT91_IO_SIZE)
45 46 47 48 49 50 51 52 53
#else
/*
 * Identity mapping for the non MMU case.
 */
#define AT91_IO_PHYS_BASE	AT91_BASE_SYS
#define AT91_IO_VIRT_BASE	AT91_IO_PHYS_BASE
#endif

#define AT91_IO_SIZE		(0xFFFFFFFF - AT91_IO_PHYS_BASE + 1)
54 55

 /* Convert a physical IO address to virtual IO address */
56
#define AT91_IO_P2V(x)		((x) - AT91_IO_PHYS_BASE + AT91_IO_VIRT_BASE)
57 58 59 60 61

/*
 * Virtual to Physical Address mapping for IO devices.
 */
#define AT91_VA_BASE_SYS	AT91_IO_P2V(AT91_BASE_SYS)
62
#define AT91_VA_BASE_EMAC	AT91_IO_P2V(AT91RM9200_BASE_EMAC)
63

64
 /* Internal SRAM is mapped below the IO devices */
65 66
#define AT91_SRAM_MAX		SZ_1M
#define AT91_VIRT_BASE		(AT91_IO_VIRT_BASE - AT91_SRAM_MAX)
67

68
/* Serial ports */
69 70 71 72 73 74 75 76 77 78 79
#define ATMEL_MAX_UART		7		/* 6 USART3's and one DBGU port (SAM9260) */

/* External Memory Map */
#define AT91_CHIPSELECT_0	0x10000000
#define AT91_CHIPSELECT_1	0x20000000
#define AT91_CHIPSELECT_2	0x30000000
#define AT91_CHIPSELECT_3	0x40000000
#define AT91_CHIPSELECT_4	0x50000000
#define AT91_CHIPSELECT_5	0x60000000
#define AT91_CHIPSELECT_6	0x70000000
#define AT91_CHIPSELECT_7	0x80000000
80 81

/* SDRAM */
82 83 84
#ifdef CONFIG_DRAM_BASE
#define AT91_SDRAM_BASE		CONFIG_DRAM_BASE
#else
85
#define AT91_SDRAM_BASE		AT91_CHIPSELECT_1
86
#endif
87

88 89 90 91 92
/* Clocks */
#define AT91_SLOW_CLOCK		32768		/* slow clock */


#endif