at91sam9x5.dtsi 11.0 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29
/*
 * at91sam9x5.dtsi - Device Tree Include file for AT91SAM9x5 family SoC
 *                   applies to AT91SAM9G15, AT91SAM9G25, AT91SAM9G35,
 *                   AT91SAM9X25, AT91SAM9X35 SoC
 *
 *  Copyright (C) 2012 Atmel,
 *                2012 Nicolas Ferre <nicolas.ferre@atmel.com>
 *
 * Licensed under GPLv2 or later.
 */

/include/ "skeleton.dtsi"

/ {
	model = "Atmel AT91SAM9x5 family SoC";
	compatible = "atmel,at91sam9x5";
	interrupt-parent = <&aic>;

	aliases {
		serial0 = &dbgu;
		serial1 = &usart0;
		serial2 = &usart1;
		serial3 = &usart2;
		gpio0 = &pioA;
		gpio1 = &pioB;
		gpio2 = &pioC;
		gpio3 = &pioD;
		tcb0 = &tcb0;
		tcb1 = &tcb1;
30 31 32
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
33 34 35 36 37 38 39
	};
	cpus {
		cpu@0 {
			compatible = "arm,arm926ejs";
		};
	};

40
	memory {
41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56
		reg = <0x20000000 0x10000000>;
	};

	ahb {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		apb {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			aic: interrupt-controller@fffff000 {
57
				#interrupt-cells = <3>;
58 59 60
				compatible = "atmel,at91rm9200-aic";
				interrupt-controller;
				reg = <0xfffff000 0x200>;
61
				atmel,external-irqs = <31>;
62 63
			};

64 65 66 67 68
			ramc0: ramc@ffffe800 {
				compatible = "atmel,at91sam9g45-ddramc";
				reg = <0xffffe800 0x200>;
			};

69 70 71 72 73
			pmc: pmc@fffffc00 {
				compatible = "atmel,at91rm9200-pmc";
				reg = <0xfffffc00 0x100>;
			};

74 75 76 77 78
			rstc@fffffe00 {
				compatible = "atmel,at91sam9g45-rstc";
				reg = <0xfffffe00 0x10>;
			};

79 80 81 82 83
			shdwc@fffffe10 {
				compatible = "atmel,at91sam9x5-shdwc";
				reg = <0xfffffe10 0x10>;
			};

84 85 86
			pit: timer@fffffe30 {
				compatible = "atmel,at91sam9260-pit";
				reg = <0xfffffe30 0xf>;
87
				interrupts = <1 4 7>;
88 89 90 91 92
			};

			tcb0: timer@f8008000 {
				compatible = "atmel,at91sam9x5-tcb";
				reg = <0xf8008000 0x100>;
93
				interrupts = <17 4 0>;
94 95 96 97 98
			};

			tcb1: timer@f800c000 {
				compatible = "atmel,at91sam9x5-tcb";
				reg = <0xf800c000 0x100>;
99
				interrupts = <17 4 0>;
100 101 102 103 104
			};

			dma0: dma-controller@ffffec00 {
				compatible = "atmel,at91sam9g45-dma";
				reg = <0xffffec00 0x200>;
105
				interrupts = <20 4 0>;
106 107 108 109 110
			};

			dma1: dma-controller@ffffee00 {
				compatible = "atmel,at91sam9g45-dma";
				reg = <0xffffee00 0x200>;
111
				interrupts = <21 4 0>;
112 113
			};

114
			pinctrl@fffff400 {
115 116
				#address-cells = <1>;
				#size-cells = <1>;
117
				compatible = "atmel,at91sam9x5-pinctrl", "atmel,at91rm9200-pinctrl", "simple-bus";
118 119
				ranges = <0xfffff400 0xfffff400 0x800>;

120
				/* shared pinctrl settings */
121 122 123 124 125 126 127 128
				dbgu {
					pinctrl_dbgu: dbgu-0 {
						atmel,pins =
							<0 9 0x1 0x0	/* PA9 periph A */
							 0 10 0x1 0x1>;	/* PA10 periph A with pullup */
					};
				};

129 130
				usart0 {
					pinctrl_usart0: usart0-0 {
131 132 133 134 135
						atmel,pins =
							<0 0 0x1 0x1	/* PA0 periph A with pullup */
							 0 1 0x1 0x0>;	/* PA1 periph A */
					};

136
					pinctrl_usart0_rts: usart0_rts-0 {
137
						atmel,pins =
138 139 140 141 142 143
							<0 2 0x1 0x0>;	/* PA2 periph A */
					};

					pinctrl_usart0_cts: usart0_cts-0 {
						atmel,pins =
							<0 3 0x1 0x0>;	/* PA3 periph A */
144 145 146
					};
				};

147 148
				usart1 {
					pinctrl_usart1: usart1-0 {
149 150 151 152 153
						atmel,pins =
							<0 5 0x1 0x1	/* PA5 periph A with pullup */
							 0 6 0x1 0x0>;	/* PA6 periph A */
					};

154 155 156 157 158 159
					pinctrl_usart1_rts: usart1_rts-0 {
						atmel,pins =
							<3 27 0x3 0x0>;	/* PC27 periph C */
					};

					pinctrl_usart1_cts: usart1_cts-0 {
160
						atmel,pins =
161
							<3 28 0x3 0x0>;	/* PC28 periph C */
162 163 164
					};
				};

165 166
				usart2 {
					pinctrl_usart2: usart2-0 {
167 168 169 170 171
						atmel,pins =
							<0 7 0x1 0x1	/* PA7 periph A with pullup */
							 0 8 0x1 0x0>;	/* PA8 periph A */
					};

172
					pinctrl_uart2_rts: uart2_rts-0 {
173
						atmel,pins =
174 175 176 177 178 179
							<0 0 0x2 0x0>;	/* PB0 periph B */
					};

					pinctrl_uart2_cts: uart2_cts-0 {
						atmel,pins =
							<0 1 0x2 0x0>;	/* PB1 periph B */
180 181 182
					};
				};

183 184
				usart3 {
					pinctrl_uart3: usart3-0 {
185 186 187 188 189
						atmel,pins =
							<3 23 0x2 0x1	/* PC22 periph B with pullup */
							 3 23 0x2 0x0>;	/* PC23 periph B */
					};

190 191 192 193 194 195
					pinctrl_usart3_rts: usart3_rts-0 {
						atmel,pins =
							<3 24 0x2 0x0>;	/* PC24 periph B */
					};

					pinctrl_usart3_cts: usart3_cts-0 {
196
						atmel,pins =
197
							<3 25 0x2 0x0>;	/* PC25 periph B */
198 199 200
					};
				};

201 202
				uart0 {
					pinctrl_uart0: uart0-0 {
203 204 205 206 207 208
						atmel,pins =
							<3 8 0x3 0x0	/* PC8 periph C */
							 3 9 0x3 0x1>;	/* PC9 periph C with pullup */
					};
				};

209 210
				uart1 {
					pinctrl_uart1: uart1-0 {
211 212 213 214 215
						atmel,pins =
							<3 16 0x3 0x0	/* PC16 periph C */
							 3 17 0x3 0x1>;	/* PC17 periph C with pullup */
					};
				};
216

217 218 219 220 221 222 223 224
				nand {
					pinctrl_nand: nand-0 {
						atmel,pins =
							<3 4 0x0 0x1	/* PD5 gpio RDY pin pull_up */
							 3 5 0x0 0x1>;	/* PD4 gpio enable pin pull_up */
					};
				};

225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252
				macb0 {
					pinctrl_macb0_rmii: macb0_rmii-0 {
						atmel,pins =
							<1 0 0x1 0x0	/* PB0 periph A */
							 1 1 0x1 0x0	/* PB1 periph A */
							 1 2 0x1 0x0	/* PB2 periph A */
							 1 3 0x1 0x0	/* PB3 periph A */
							 1 4 0x1 0x0	/* PB4 periph A */
							 1 5 0x1 0x0	/* PB5 periph A */
							 1 6 0x1 0x0	/* PB6 periph A */
							 1 7 0x1 0x0	/* PB7 periph A */
							 1 9 0x1 0x0	/* PB9 periph A */
							 1 10 0x1 0x0>;	/* PB10 periph A */
					};

					pinctrl_macb0_rmii_mii: macb0_rmii_mii-0 {
						atmel,pins =
							<1 8 0x1 0x0	/* PA8 periph A */
							 1 11 0x1 0x0	/* PA11 periph A */
							 1 12 0x1 0x0	/* PA12 periph A */
							 1 13 0x1 0x0	/* PA13 periph A */
							 1 14 0x1 0x0	/* PA14 periph A */
							 1 15 0x1 0x0	/* PA15 periph A */
							 1 16 0x1 0x0	/* PA16 periph A */
							 1 17 0x1 0x0>;	/* PA17 periph A */
					};
				};

253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268
				pioA: gpio@fffff400 {
					compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
					reg = <0xfffff400 0x200>;
					interrupts = <2 4 1>;
					#gpio-cells = <2>;
					gpio-controller;
					interrupt-controller;
					#interrupt-cells = <2>;
				};

				pioB: gpio@fffff600 {
					compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
					reg = <0xfffff600 0x200>;
					interrupts = <2 4 1>;
					#gpio-cells = <2>;
					gpio-controller;
269
					#gpio-lines = <19>;
270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289
					interrupt-controller;
					#interrupt-cells = <2>;
				};

				pioC: gpio@fffff800 {
					compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
					reg = <0xfffff800 0x200>;
					interrupts = <3 4 1>;
					#gpio-cells = <2>;
					gpio-controller;
					interrupt-controller;
					#interrupt-cells = <2>;
				};

				pioD: gpio@fffffa00 {
					compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
					reg = <0xfffffa00 0x200>;
					interrupts = <3 4 1>;
					#gpio-cells = <2>;
					gpio-controller;
290
					#gpio-lines = <22>;
291 292 293
					interrupt-controller;
					#interrupt-cells = <2>;
				};
294 295 296 297 298
			};

			dbgu: serial@fffff200 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0xfffff200 0x200>;
299
				interrupts = <1 4 7>;
300 301
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_dbgu>;
302 303 304 305 306 307
				status = "disabled";
			};

			usart0: serial@f801c000 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0xf801c000 0x200>;
308
				interrupts = <5 4 5>;
309 310
				atmel,use-dma-rx;
				atmel,use-dma-tx;
311
				pinctrl-names = "default";
312
				pinctrl-0 = <&pinctrl_usart0>;
313 314 315 316 317 318
				status = "disabled";
			};

			usart1: serial@f8020000 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0xf8020000 0x200>;
319
				interrupts = <6 4 5>;
320 321
				atmel,use-dma-rx;
				atmel,use-dma-tx;
322
				pinctrl-names = "default";
323
				pinctrl-0 = <&pinctrl_usart1>;
324 325 326 327 328 329
				status = "disabled";
			};

			usart2: serial@f8024000 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0xf8024000 0x200>;
330
				interrupts = <7 4 5>;
331 332
				atmel,use-dma-rx;
				atmel,use-dma-tx;
333
				pinctrl-names = "default";
334
				pinctrl-0 = <&pinctrl_usart2>;
335 336 337 338 339 340
				status = "disabled";
			};

			macb0: ethernet@f802c000 {
				compatible = "cdns,at32ap7000-macb", "cdns,macb";
				reg = <0xf802c000 0x100>;
341
				interrupts = <24 4 3>;
342 343
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_macb0_rmii>;
344 345 346 347 348 349
				status = "disabled";
			};

			macb1: ethernet@f8030000 {
				compatible = "cdns,at32ap7000-macb", "cdns,macb";
				reg = <0xf8030000 0x100>;
350
				interrupts = <27 4 3>;
351 352
				status = "disabled";
			};
353

354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380
			i2c0: i2c@f8010000 {
				compatible = "atmel,at91sam9x5-i2c";
				reg = <0xf8010000 0x100>;
				interrupts = <9 4 6>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			i2c1: i2c@f8014000 {
				compatible = "atmel,at91sam9x5-i2c";
				reg = <0xf8014000 0x100>;
				interrupts = <10 4 6>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			i2c2: i2c@f8018000 {
				compatible = "atmel,at91sam9x5-i2c";
				reg = <0xf8018000 0x100>;
				interrupts = <11 4 6>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

381 382 383
			adc0: adc@f804c000 {
				compatible = "atmel,at91sam9260-adc";
				reg = <0xf804c000 0x100>;
384
				interrupts = <19 4 0>;
385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417
				atmel,adc-use-external;
				atmel,adc-channels-used = <0xffff>;
				atmel,adc-vref = <3300>;
				atmel,adc-num-channels = <12>;
				atmel,adc-startup-time = <40>;
				atmel,adc-channel-base = <0x50>;
				atmel,adc-drdy-mask = <0x1000000>;
				atmel,adc-status-register = <0x30>;
				atmel,adc-trigger-register = <0xc0>;

				trigger@0 {
					trigger-name = "external-rising";
					trigger-value = <0x1>;
					trigger-external;
				};

				trigger@1 {
					trigger-name = "external-falling";
					trigger-value = <0x2>;
					trigger-external;
				};

				trigger@2 {
					trigger-name = "external-any";
					trigger-value = <0x3>;
					trigger-external;
				};

				trigger@3 {
					trigger-name = "continuous";
					trigger-value = <0x6>;
				};
			};
418
		};
419 420 421 422 423 424 425 426 427

		nand0: nand@40000000 {
			compatible = "atmel,at91rm9200-nand";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0x40000000 0x10000000
			      >;
			atmel,nand-addr-offset = <21>;
			atmel,nand-cmd-offset = <22>;
428 429
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_nand>;
430 431
			gpios = <&pioD 5 0
				 &pioD 4 0
432 433 434 435
				 0
				>;
			status = "disabled";
		};
436 437 438 439

		usb0: ohci@00600000 {
			compatible = "atmel,at91rm9200-ohci", "usb-ohci";
			reg = <0x00600000 0x100000>;
440
			interrupts = <22 4 2>;
441 442
			status = "disabled";
		};
443 444 445 446

		usb1: ehci@00700000 {
			compatible = "atmel,at91sam9g45-ehci", "usb-ehci";
			reg = <0x00700000 0x100000>;
447
			interrupts = <22 4 2>;
448 449
			status = "disabled";
		};
450
	};
451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489

	i2c@0 {
		compatible = "i2c-gpio";
		gpios = <&pioA 30 0 /* sda */
			 &pioA 31 0 /* scl */
			>;
		i2c-gpio,sda-open-drain;
		i2c-gpio,scl-open-drain;
		i2c-gpio,delay-us = <2>;	/* ~100 kHz */
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	i2c@1 {
		compatible = "i2c-gpio";
		gpios = <&pioC 0 0 /* sda */
			 &pioC 1 0 /* scl */
			>;
		i2c-gpio,sda-open-drain;
		i2c-gpio,scl-open-drain;
		i2c-gpio,delay-us = <2>;	/* ~100 kHz */
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	i2c@2 {
		compatible = "i2c-gpio";
		gpios = <&pioB 4 0 /* sda */
			 &pioB 5 0 /* scl */
			>;
		i2c-gpio,sda-open-drain;
		i2c-gpio,scl-open-drain;
		i2c-gpio,delay-us = <2>;	/* ~100 kHz */
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};
490
};