at91sam9260.dtsi 11.0 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
/*
 * at91sam9260.dtsi - Device Tree Include file for AT91SAM9260 family SoC
 *
 *  Copyright (C) 2011 Atmel,
 *                2011 Nicolas Ferre <nicolas.ferre@atmel.com>,
 *                2011 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
 *
 * Licensed under GPLv2 or later.
 */

/include/ "skeleton.dtsi"

/ {
	model = "Atmel AT91SAM9260 family SoC";
	compatible = "atmel,at91sam9260";
	interrupt-parent = <&aic>;

	aliases {
		serial0 = &dbgu;
		serial1 = &usart0;
		serial2 = &usart1;
		serial3 = &usart2;
		serial4 = &usart3;
24 25
		serial5 = &uart0;
		serial6 = &uart1;
26 27 28 29 30
		gpio0 = &pioA;
		gpio1 = &pioB;
		gpio2 = &pioC;
		tcb0 = &tcb0;
		tcb1 = &tcb1;
31
		i2c0 = &i2c0;
32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
	};
	cpus {
		cpu@0 {
			compatible = "arm,arm926ejs";
		};
	};

	memory {
		reg = <0x20000000 0x04000000>;
	};

	ahb {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		apb {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			aic: interrupt-controller@fffff000 {
56
				#interrupt-cells = <3>;
57 58 59
				compatible = "atmel,at91rm9200-aic";
				interrupt-controller;
				reg = <0xfffff000 0x200>;
60
				atmel,external-irqs = <29 30 31>;
61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85
			};

			ramc0: ramc@ffffea00 {
				compatible = "atmel,at91sam9260-sdramc";
				reg = <0xffffea00 0x200>;
			};

			pmc: pmc@fffffc00 {
				compatible = "atmel,at91rm9200-pmc";
				reg = <0xfffffc00 0x100>;
			};

			rstc@fffffd00 {
				compatible = "atmel,at91sam9260-rstc";
				reg = <0xfffffd00 0x10>;
			};

			shdwc@fffffd10 {
				compatible = "atmel,at91sam9260-shdwc";
				reg = <0xfffffd10 0x10>;
			};

			pit: timer@fffffd30 {
				compatible = "atmel,at91sam9260-pit";
				reg = <0xfffffd30 0xf>;
86
				interrupts = <1 4 7>;
87 88 89 90 91
			};

			tcb0: timer@fffa0000 {
				compatible = "atmel,at91rm9200-tcb";
				reg = <0xfffa0000 0x100>;
92
				interrupts = <17 4 0 18 4 0 19 4 0>;
93 94 95 96 97
			};

			tcb1: timer@fffdc000 {
				compatible = "atmel,at91rm9200-tcb";
				reg = <0xfffdc000 0x100>;
98
				interrupts = <26 4 0 27 4 0 28 4 0>;
99 100
			};

101 102 103 104 105 106
			pinctrl@fffff400 {
				#address-cells = <1>;
				#size-cells = <1>;
				compatible = "atmel,at91rm9200-pinctrl", "simple-bus";
				ranges = <0xfffff400 0xfffff400 0x600>;

107 108 109 110 111 112 113 114
				atmel,mux-mask = <
				      /*    A         B     */
				       0xffffffff 0xffc00c3b  /* pioA */
				       0xffffffff 0x7fff3ccf  /* pioB */
				       0xffffffff 0x007fffff  /* pioC */
				      >;

				/* shared pinctrl settings */
115 116 117 118 119 120 121 122
				dbgu {
					pinctrl_dbgu: dbgu-0 {
						atmel,pins =
							<1 14 0x1 0x0	/* PB14 periph A */
							 1 15 0x1 0x1>;	/* PB15 periph with pullup */
					};
				};

123 124
				usart0 {
					pinctrl_usart0: usart0-0 {
125 126 127 128 129
						atmel,pins =
							<1 4 0x1 0x0	/* PB4 periph A */
							 1 5 0x1 0x0>;	/* PB5 periph A */
					};

130
					pinctrl_usart0_rts: usart0_rts-0 {
131
						atmel,pins =
132 133 134 135 136 137
							<1 26 0x1 0x0>;	/* PB26 periph A */
					};

					pinctrl_usart0_cts: usart0_cts-0 {
						atmel,pins =
							<1 27 0x1 0x0>;	/* PB27 periph A */
138 139
					};

140
					pinctrl_usart0_dtr_dsr: usart0_dtr_dsr-0 {
141 142 143 144 145
						atmel,pins =
							<1 24 0x1 0x0	/* PB24 periph A */
							 1 22 0x1 0x0>;	/* PB22 periph A */
					};

146
					pinctrl_usart0_dcd: usart0_dcd-0 {
147 148 149 150
						atmel,pins =
							<1 23 0x1 0x0>;	/* PB23 periph A */
					};

151
					pinctrl_usart0_ri: usart0_ri-0 {
152 153 154 155 156
						atmel,pins =
							<1 25 0x1 0x0>;	/* PB25 periph A */
					};
				};

157 158
				usart1 {
					pinctrl_usart1: usart1-0 {
159 160 161 162 163
						atmel,pins =
							<2 6 0x1 0x1	/* PB6 periph A with pullup */
							 2 7 0x1 0x0>;	/* PB7 periph A */
					};

164 165 166 167 168 169
					pinctrl_usart1_rts: usart1_rts-0 {
						atmel,pins =
							<1 28 0x1 0x0>;	/* PB28 periph A */
					};

					pinctrl_usart1_cts: usart1_cts-0 {
170
						atmel,pins =
171
							<1 29 0x1 0x0>;	/* PB29 periph A */
172 173 174
					};
				};

175 176
				usart2 {
					pinctrl_usart2: usart2-0 {
177 178 179 180 181
						atmel,pins =
							<1 8 0x1 0x1	/* PB8 periph A with pullup */
							 1 9 0x1 0x0>;	/* PB9 periph A */
					};

182
					pinctrl_usart2_rts: usart2_rts-0 {
183
						atmel,pins =
184 185 186 187 188 189
							<0 4 0x1 0x0>;	/* PA4 periph A */
					};

					pinctrl_usart2_cts: usart2_cts-0 {
						atmel,pins =
							<0 5 0x1 0x0>;	/* PA5 periph A */
190 191 192
					};
				};

193 194
				usart3 {
					pinctrl_usart3: usart3-0 {
195 196 197 198 199
						atmel,pins =
							<2 10 0x1 0x1	/* PB10 periph A with pullup */
							 2 11 0x1 0x0>;	/* PB11 periph A */
					};

200 201 202 203 204 205
					pinctrl_usart3_rts: usart3_rts-0 {
						atmel,pins =
							<3 8 0x2 0x0>;	/* PB8 periph B */
					};

					pinctrl_usart3_cts: usart3_cts-0 {
206
						atmel,pins =
207
							<3 10 0x2 0x0>;	/* PB10 periph B */
208 209 210
					};
				};

211 212
				uart0 {
					pinctrl_uart0: uart0-0 {
213 214 215 216 217 218
						atmel,pins =
							<0 31 0x2 0x1	/* PA31 periph B with pullup */
							 0 30 0x2 0x0>;	/* PA30 periph B */
					};
				};

219 220
				uart1 {
					pinctrl_uart1: uart1-0 {
221 222 223 224 225
						atmel,pins =
							<2 12 0x1 0x1	/* PB12 periph A with pullup */
							 2 13 0x1 0x0>;	/* PB13 periph A */
					};
				};
226

227 228 229 230 231 232 233 234
				nand {
					pinctrl_nand: nand-0 {
						atmel,pins =
							<2 13 0x0 0x1	/* PC13 gpio RDY pin pull_up */
							 2 14 0x0 0x1>;	/* PC14 gpio enable pin pull_up */
					};
				};

235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274
				macb {
					pinctrl_macb_rmii: macb_rmii-0 {
						atmel,pins =
							<0 12 0x1 0x0	/* PA12 periph A */
							 0 13 0x1 0x0	/* PA13 periph A */
							 0 14 0x1 0x0	/* PA14 periph A */
							 0 15 0x1 0x0	/* PA15 periph A */
							 0 16 0x1 0x0	/* PA16 periph A */
							 0 17 0x1 0x0	/* PA17 periph A */
							 0 18 0x1 0x0	/* PA18 periph A */
							 0 19 0x1 0x0	/* PA19 periph A */
							 0 20 0x1 0x0	/* PA20 periph A */
							 0 21 0x1 0x0>;	/* PA21 periph A */
					};

					pinctrl_macb_rmii_mii: macb_rmii_mii-0 {
						atmel,pins =
							<0 22 0x2 0x0	/* PA22 periph B */
							 0 23 0x2 0x0	/* PA23 periph B */
							 0 24 0x2 0x0	/* PA24 periph B */
							 0 25 0x2 0x0	/* PA25 periph B */
							 0 26 0x2 0x0	/* PA26 periph B */
							 0 27 0x2 0x0	/* PA27 periph B */
							 0 28 0x2 0x0	/* PA28 periph B */
							 0 29 0x2 0x0>;	/* PA29 periph B */
					};

					pinctrl_macb_rmii_mii_alt: macb_rmii_mii-1 {
						atmel,pins =
							<0 10 0x2 0x0	/* PA10 periph B */
							 0 11 0x2 0x0	/* PA11 periph B */
							 0 24 0x2 0x0	/* PA24 periph B */
							 0 25 0x2 0x0	/* PA25 periph B */
							 0 26 0x2 0x0	/* PA26 periph B */
							 0 27 0x2 0x0	/* PA27 periph B */
							 0 28 0x2 0x0	/* PA28 periph B */
							 0 29 0x2 0x0>;	/* PA29 periph B */
					};
				};

275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303
				pioA: gpio@fffff400 {
					compatible = "atmel,at91rm9200-gpio";
					reg = <0xfffff400 0x200>;
					interrupts = <2 4 1>;
					#gpio-cells = <2>;
					gpio-controller;
					interrupt-controller;
					#interrupt-cells = <2>;
				};

				pioB: gpio@fffff600 {
					compatible = "atmel,at91rm9200-gpio";
					reg = <0xfffff600 0x200>;
					interrupts = <3 4 1>;
					#gpio-cells = <2>;
					gpio-controller;
					interrupt-controller;
					#interrupt-cells = <2>;
				};

				pioC: gpio@fffff800 {
					compatible = "atmel,at91rm9200-gpio";
					reg = <0xfffff800 0x200>;
					interrupts = <4 4 1>;
					#gpio-cells = <2>;
					gpio-controller;
					interrupt-controller;
					#interrupt-cells = <2>;
				};
304 305 306 307 308
			};

			dbgu: serial@fffff200 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0xfffff200 0x200>;
309
				interrupts = <1 4 7>;
310 311
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_dbgu>;
312 313 314 315 316 317
				status = "disabled";
			};

			usart0: serial@fffb0000 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0xfffb0000 0x200>;
318
				interrupts = <6 4 5>;
319 320
				atmel,use-dma-rx;
				atmel,use-dma-tx;
321
				pinctrl-names = "default";
322
				pinctrl-0 = <&pinctrl_usart0>;
323 324 325 326 327 328
				status = "disabled";
			};

			usart1: serial@fffb4000 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0xfffb4000 0x200>;
329
				interrupts = <7 4 5>;
330 331
				atmel,use-dma-rx;
				atmel,use-dma-tx;
332
				pinctrl-names = "default";
333
				pinctrl-0 = <&pinctrl_usart1>;
334 335 336 337 338 339
				status = "disabled";
			};

			usart2: serial@fffb8000 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0xfffb8000 0x200>;
340
				interrupts = <8 4 5>;
341 342
				atmel,use-dma-rx;
				atmel,use-dma-tx;
343
				pinctrl-names = "default";
344
				pinctrl-0 = <&pinctrl_usart2>;
345 346 347 348 349 350
				status = "disabled";
			};

			usart3: serial@fffd0000 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0xfffd0000 0x200>;
351
				interrupts = <23 4 5>;
352 353
				atmel,use-dma-rx;
				atmel,use-dma-tx;
354
				pinctrl-names = "default";
355
				pinctrl-0 = <&pinctrl_usart3>;
356 357 358
				status = "disabled";
			};

359
			uart0: serial@fffd4000 {
360 361
				compatible = "atmel,at91sam9260-usart";
				reg = <0xfffd4000 0x200>;
362
				interrupts = <24 4 5>;
363 364
				atmel,use-dma-rx;
				atmel,use-dma-tx;
365
				pinctrl-names = "default";
366
				pinctrl-0 = <&pinctrl_uart0>;
367 368 369
				status = "disabled";
			};

370
			uart1: serial@fffd8000 {
371 372
				compatible = "atmel,at91sam9260-usart";
				reg = <0xfffd8000 0x200>;
373
				interrupts = <25 4 5>;
374 375
				atmel,use-dma-rx;
				atmel,use-dma-tx;
376
				pinctrl-names = "default";
377
				pinctrl-0 = <&pinctrl_uart1>;
378 379 380 381 382 383
				status = "disabled";
			};

			macb0: ethernet@fffc4000 {
				compatible = "cdns,at32ap7000-macb", "cdns,macb";
				reg = <0xfffc4000 0x100>;
384
				interrupts = <21 4 3>;
385 386
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_macb_rmii>;
387 388 389 390 391 392
				status = "disabled";
			};

			usb1: gadget@fffa4000 {
				compatible = "atmel,at91rm9200-udc";
				reg = <0xfffa4000 0x4000>;
393
				interrupts = <10 4 2>;
394 395
				status = "disabled";
			};
396

397 398 399 400 401 402 403 404 405
			i2c0: i2c@fffac000 {
				compatible = "atmel,at91sam9260-i2c";
				reg = <0xfffac000 0x100>;
				interrupts = <11 4 6>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

406 407 408
			adc0: adc@fffe0000 {
				compatible = "atmel,at91sam9260-adc";
				reg = <0xfffe0000 0x100>;
409
				interrupts = <5 4 0>;
410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439
				atmel,adc-use-external-triggers;
				atmel,adc-channels-used = <0xf>;
				atmel,adc-vref = <3300>;
				atmel,adc-num-channels = <4>;
				atmel,adc-startup-time = <15>;
				atmel,adc-channel-base = <0x30>;
				atmel,adc-drdy-mask = <0x10000>;
				atmel,adc-status-register = <0x1c>;
				atmel,adc-trigger-register = <0x04>;

				trigger@0 {
					trigger-name = "timer-counter-0";
					trigger-value = <0x1>;
				};
				trigger@1 {
					trigger-name = "timer-counter-1";
					trigger-value = <0x3>;
				};

				trigger@2 {
					trigger-name = "timer-counter-2";
					trigger-value = <0x5>;
				};

				trigger@3 {
					trigger-name = "external";
					trigger-value = <0x13>;
					trigger-external;
				};
			};
440 441 442 443 444 445 446 447 448 449 450
		};

		nand0: nand@40000000 {
			compatible = "atmel,at91rm9200-nand";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0x40000000 0x10000000
			       0xffffe800 0x200
			      >;
			atmel,nand-addr-offset = <21>;
			atmel,nand-cmd-offset = <22>;
451 452
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_nand>;
453 454 455 456 457 458 459 460 461 462
			gpios = <&pioC 13 0
				 &pioC 14 0
				 0
				>;
			status = "disabled";
		};

		usb0: ohci@00500000 {
			compatible = "atmel,at91rm9200-ohci", "usb-ohci";
			reg = <0x00500000 0x100000>;
463
			interrupts = <20 4 2>;
464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480
			status = "disabled";
		};
	};

	i2c@0 {
		compatible = "i2c-gpio";
		gpios = <&pioA 23 0 /* sda */
			 &pioA 24 0 /* scl */
			>;
		i2c-gpio,sda-open-drain;
		i2c-gpio,scl-open-drain;
		i2c-gpio,delay-us = <2>;	/* ~100 kHz */
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};
};