cpuidle.c 4.4 KB
Newer Older
1
/* linux/arch/arm/mach-exynos/cpuidle.c
J
Jaecheol Lee 已提交
2 3 4 5 6 7 8 9 10 11 12 13
 *
 * Copyright (c) 2011 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/cpuidle.h>
14
#include <linux/cpu_pm.h>
J
Jaecheol Lee 已提交
15
#include <linux/io.h>
16
#include <linux/export.h>
17
#include <linux/module.h>
18
#include <linux/time.h>
19
#include <linux/platform_device.h>
J
Jaecheol Lee 已提交
20 21

#include <asm/proc-fns.h>
22 23 24
#include <asm/smp_scu.h>
#include <asm/suspend.h>
#include <asm/unified.h>
25
#include <asm/cpuidle.h>
26 27

#include <plat/cpu.h>
28
#include <plat/pm.h>
29

30 31
#include <mach/map.h>

32
#include "common.h"
33
#include "regs-pmu.h"
34

35 36 37 38 39 40 41 42
#define REG_DIRECTGO_ADDR	(samsung_rev() == EXYNOS4210_REV_1_1 ? \
			S5P_INFORM7 : (samsung_rev() == EXYNOS4210_REV_1_0 ? \
			(S5P_VA_SYSRAM + 0x24) : S5P_INFORM0))
#define REG_DIRECTGO_FLAG	(samsung_rev() == EXYNOS4210_REV_1_1 ? \
			S5P_INFORM6 : (samsung_rev() == EXYNOS4210_REV_1_0 ? \
			(S5P_VA_SYSRAM + 0x20) : S5P_INFORM1))

#define S5P_CHECK_AFTR		0xFCBA0D10
J
Jaecheol Lee 已提交
43

44
/* Ext-GIC nIRQ/nFIQ is the only wakeup source in AFTR */
45
static void exynos_set_wakeupmask(void)
46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71
{
	__raw_writel(0x0000ff3e, S5P_WAKEUP_MASK);
}

static unsigned int g_pwr_ctrl, g_diag_reg;

static void save_cpu_arch_register(void)
{
	/*read power control register*/
	asm("mrc p15, 0, %0, c15, c0, 0" : "=r"(g_pwr_ctrl) : : "cc");
	/*read diagnostic register*/
	asm("mrc p15, 0, %0, c15, c0, 1" : "=r"(g_diag_reg) : : "cc");
	return;
}

static void restore_cpu_arch_register(void)
{
	/*write power control register*/
	asm("mcr p15, 0, %0, c15, c0, 0" : : "r"(g_pwr_ctrl) : "cc");
	/*write diagnostic register*/
	asm("mcr p15, 0, %0, c15, c0, 1" : : "r"(g_diag_reg) : "cc");
	return;
}

static int idle_finisher(unsigned long flags)
{
72 73 74 75 76 77 78 79
	exynos_set_wakeupmask();

	__raw_writel(virt_to_phys(s3c_cpu_resume), REG_DIRECTGO_ADDR);
	__raw_writel(S5P_CHECK_AFTR, REG_DIRECTGO_FLAG);

	/* Set value of power down register for aftr mode */
	exynos_sys_powerdown_conf(SYS_AFTR);

80
	cpu_do_idle();
81

82 83 84
	return 1;
}

85
static int exynos_enter_core0_aftr(struct cpuidle_device *dev,
86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101
				struct cpuidle_driver *drv,
				int index)
{
	unsigned long tmp;

	save_cpu_arch_register();

	/* Setting Central Sequence Register for power down mode */
	tmp = __raw_readl(S5P_CENTRAL_SEQ_CONFIGURATION);
	tmp &= ~S5P_CENTRAL_LOWPWR_CFG;
	__raw_writel(tmp, S5P_CENTRAL_SEQ_CONFIGURATION);

	cpu_pm_enter();
	cpu_suspend(0, idle_finisher);

#ifdef CONFIG_SMP
102 103
	if (!soc_is_exynos5250())
		scu_enable(S5P_VA_SCU);
104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123
#endif
	cpu_pm_exit();

	restore_cpu_arch_register();

	/*
	 * If PMU failed while entering sleep mode, WFI will be
	 * ignored by PMU and then exiting cpu_do_idle().
	 * S5P_CENTRAL_LOWPWR_CFG bit will not be set automatically
	 * in this situation.
	 */
	tmp = __raw_readl(S5P_CENTRAL_SEQ_CONFIGURATION);
	if (!(tmp & S5P_CENTRAL_LOWPWR_CFG)) {
		tmp |= S5P_CENTRAL_LOWPWR_CFG;
		__raw_writel(tmp, S5P_CENTRAL_SEQ_CONFIGURATION);
	}

	/* Clear wakeup state register */
	__raw_writel(0x0, S5P_WAKEUP_STAT);

124
	return index;
J
Jaecheol Lee 已提交
125 126
}

127
static int exynos_enter_lowpower(struct cpuidle_device *dev,
128 129 130 131 132
				struct cpuidle_driver *drv,
				int index)
{
	int new_index = index;

133 134
	/* AFTR can only be entered when cores other than CPU0 are offline */
	if (num_online_cpus() > 1 || dev->cpu != 0)
135 136 137
		new_index = drv->safe_state_index;

	if (new_index == 0)
138
		return arm_cpuidle_simple_enter(dev, drv, new_index);
139
	else
140
		return exynos_enter_core0_aftr(dev, drv, new_index);
141 142
}

143 144
static struct cpuidle_driver exynos_idle_driver = {
	.name			= "exynos_idle",
145 146 147 148
	.owner			= THIS_MODULE,
	.states = {
		[0] = ARM_CPUIDLE_WFI_STATE,
		[1] = {
149
			.enter			= exynos_enter_lowpower,
150 151 152 153 154 155 156 157 158 159 160
			.exit_latency		= 300,
			.target_residency	= 100000,
			.flags			= CPUIDLE_FLAG_TIME_VALID,
			.name			= "C1",
			.desc			= "ARM power down",
		},
	},
	.state_count = 2,
	.safe_state_index = 0,
};

161
static int exynos_cpuidle_probe(struct platform_device *pdev)
J
Jaecheol Lee 已提交
162
{
163
	int ret;
164

165
	if (soc_is_exynos5440())
166
		exynos_idle_driver.state_count = 1;
167

168
	ret = cpuidle_register(&exynos_idle_driver, NULL);
169
	if (ret) {
170
		dev_err(&pdev->dev, "failed to register cpuidle driver\n");
171
		return ret;
172
	}
J
Jaecheol Lee 已提交
173 174 175

	return 0;
}
176 177 178 179 180 181 182 183 184 185

static struct platform_driver exynos_cpuidle_driver = {
	.probe	= exynos_cpuidle_probe,
	.driver = {
		.name = "exynos_cpuidle",
		.owner = THIS_MODULE,
	},
};

module_platform_driver(exynos_cpuidle_driver);