mpc85xx_ds.c 7.2 KB
Newer Older
1
/*
2
 * MPC85xx DS Board Setup
3 4
 *
 * Author Xianghua Xiao (x.xiao@freescale.com)
5 6
 * Roy Zang <tie-fei.zang@freescale.com>
 * 	- Add PCI/PCI Exprees support
7 8 9 10 11 12 13 14 15 16
 * Copyright 2007 Freescale Semiconductor Inc.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

#include <linux/stddef.h>
#include <linux/kernel.h>
17
#include <linux/pci.h>
18 19 20
#include <linux/kdev_t.h>
#include <linux/delay.h>
#include <linux/seq_file.h>
21
#include <linux/interrupt.h>
22
#include <linux/of_platform.h>
23
#include <linux/lmb.h>
24 25 26 27

#include <asm/system.h>
#include <asm/time.h>
#include <asm/machdep.h>
28
#include <asm/pci-bridge.h>
29 30 31 32 33
#include <mm/mmu_decl.h>
#include <asm/prom.h>
#include <asm/udbg.h>
#include <asm/mpic.h>
#include <asm/i8259.h>
34
#include <asm/swiotlb.h>
35 36

#include <sysdev/fsl_soc.h>
37
#include <sysdev/fsl_pci.h>
38 39 40 41

#undef DEBUG

#ifdef DEBUG
42
#define DBG(fmt, args...) printk(KERN_ERR "%s: " fmt, __func__, ## args)
43 44 45 46
#else
#define DBG(fmt, args...)
#endif

47
#ifdef CONFIG_PPC_I8259
48
static void mpc85xx_8259_cascade(unsigned int irq, struct irq_desc *desc)
49 50 51 52 53 54 55 56 57
{
	unsigned int cascade_irq = i8259_irq();

	if (cascade_irq != NO_IRQ) {
		generic_handle_irq(cascade_irq);
	}
	desc->chip->eoi(irq);
}
#endif	/* CONFIG_PPC_I8259 */
58

59
void __init mpc85xx_ds_pic_init(void)
60 61 62
{
	struct mpic *mpic;
	struct resource r;
63
	struct device_node *np;
64 65 66 67
#ifdef CONFIG_PPC_I8259
	struct device_node *cascade_node = NULL;
	int cascade_irq;
#endif
68
	unsigned long root = of_get_flat_dt_root();
69

70
	np = of_find_node_by_type(NULL, "open-pic");
71 72 73 74 75 76 77 78 79 80 81
	if (np == NULL) {
		printk(KERN_ERR "Could not find open-pic node\n");
		return;
	}

	if (of_address_to_resource(np, 0, &r)) {
		printk(KERN_ERR "Failed to map mpic register space\n");
		of_node_put(np);
		return;
	}

82 83 84 85 86 87 88
	if (of_flat_dt_is_compatible(root, "fsl,MPC8572DS-CAMP")) {
		mpic = mpic_alloc(np, r.start,
			MPIC_PRIMARY |
			MPIC_BIG_ENDIAN | MPIC_BROKEN_FRR_NIRQS,
			0, 256, " OpenPIC  ");
	} else {
		mpic = mpic_alloc(np, r.start,
89
			  MPIC_PRIMARY | MPIC_WANTS_RESET |
90 91
			  MPIC_BIG_ENDIAN | MPIC_BROKEN_FRR_NIRQS |
			  MPIC_SINGLE_DEST_CPU,
92
			0, 256, " OpenPIC  ");
93 94
	}

95
	BUG_ON(mpic == NULL);
96
	of_node_put(np);
97 98 99 100 101 102

	mpic_init(mpic);

#ifdef CONFIG_PPC_I8259
	/* Initialize the i8259 controller */
	for_each_node_by_type(np, "interrupt-controller")
103
	    if (of_device_is_compatible(np, "chrp,iic")) {
104 105 106 107 108 109 110 111 112 113 114 115 116 117 118
		cascade_node = np;
		break;
	}

	if (cascade_node == NULL) {
		printk(KERN_DEBUG "Could not find i8259 PIC\n");
		return;
	}

	cascade_irq = irq_of_parse_and_map(cascade_node, 0);
	if (cascade_irq == NO_IRQ) {
		printk(KERN_ERR "Failed to map cascade interrupt\n");
		return;
	}

119
	DBG("mpc85xxds: cascade mapped to irq %d\n", cascade_irq);
120 121 122 123

	i8259_init(cascade_node, 0);
	of_node_put(cascade_node);

124
	set_irq_chained_handler(cascade_irq, mpc85xx_8259_cascade);
125 126 127
#endif	/* CONFIG_PPC_I8259 */
}

128
#ifdef CONFIG_PCI
129
static int primary_phb_addr;
130 131
extern int uli_exclude_device(struct pci_controller *hose,
				u_char bus, u_char devfn);
132

133 134
static int mpc85xx_exclude_device(struct pci_controller *hose,
				   u_char bus, u_char devfn)
135
{
136
	struct device_node* node;
137
	struct resource rsrc;
138

139
	node = hose->dn;
140
	of_address_to_resource(node, 0, &rsrc);
141

142
	if ((rsrc.start & 0xfffff) == primary_phb_addr) {
143 144
		return uli_exclude_device(hose, bus, devfn);
	}
145

146
	return PCIBIOS_SUCCESSFUL;
147 148
}
#endif	/* CONFIG_PCI */
149 150 151 152

/*
 * Setup the architecture
 */
153 154 155
#ifdef CONFIG_SMP
extern void __init mpc85xx_smp_init(void);
#endif
156
static void __init mpc85xx_ds_setup_arch(void)
157
{
158 159
#ifdef CONFIG_PCI
	struct device_node *np;
160
	struct pci_controller *hose;
161
#endif
162
	dma_addr_t max = 0xffffffff;
163

164
	if (ppc_md.progress)
165
		ppc_md.progress("mpc85xx_ds_setup_arch()", 0);
166

167
#ifdef CONFIG_PCI
168 169
	for_each_node_by_type(np, "pci") {
		if (of_device_is_compatible(np, "fsl,mpc8540-pci") ||
170 171
		    of_device_is_compatible(np, "fsl,mpc8548-pcie") ||
		    of_device_is_compatible(np, "fsl,p2020-pcie")) {
172 173 174 175 176 177
			struct resource rsrc;
			of_address_to_resource(np, 0, &rsrc);
			if ((rsrc.start & 0xfffff) == primary_phb_addr)
				fsl_add_bridge(np, 1);
			else
				fsl_add_bridge(np, 0);
178 179 180 181

			hose = pci_find_hose_for_OF_device(np);
			max = min(max, hose->dma_window_base_cur +
					hose->dma_window_size);
182
		}
183
	}
184

185
	ppc_md.pci_exclude_device = mpc85xx_exclude_device;
186 187
#endif

188 189 190 191
#ifdef CONFIG_SMP
	mpc85xx_smp_init();
#endif

192 193 194
#ifdef CONFIG_SWIOTLB
	if (lmb_end_of_DRAM() > max) {
		ppc_swiotlb_enable = 1;
195
		set_pci_dma_ops(&swiotlb_dma_ops);
196
		ppc_md.pci_dma_dev_setup = pci_dma_dev_setup_swiotlb;
197 198 199
	}
#endif

200
	printk("MPC85xx DS board from Freescale Semiconductor\n");
201 202 203 204 205 206 207 208 209
}

/*
 * Called very early, device-tree isn't unflattened
 */
static int __init mpc8544_ds_probe(void)
{
	unsigned long root = of_get_flat_dt_root();

210 211 212 213 214 215
	if (of_flat_dt_is_compatible(root, "MPC8544DS")) {
#ifdef CONFIG_PCI
		primary_phb_addr = 0xb000;
#endif
		return 1;
	}
216 217

	return 0;
218 219
}

220
static struct of_device_id __initdata mpc85xxds_ids[] = {
221 222
	{ .type = "soc", },
	{ .compatible = "soc", },
223
	{ .compatible = "simple-bus", },
224
	{ .compatible = "gianfar", },
225 226 227 228 229 230 231 232
	{},
};

static int __init mpc85xxds_publish_devices(void)
{
	return of_platform_bus_probe(NULL, mpc85xxds_ids, NULL);
}
machine_device_initcall(mpc8544_ds, mpc85xxds_publish_devices);
233
machine_device_initcall(mpc8572_ds, mpc85xxds_publish_devices);
234
machine_device_initcall(p2020_ds, mpc85xxds_publish_devices);
235

236 237 238 239
machine_arch_initcall(mpc8544_ds, swiotlb_setup_bus_notifier);
machine_arch_initcall(mpc8572_ds, swiotlb_setup_bus_notifier);
machine_arch_initcall(p2020_ds, swiotlb_setup_bus_notifier);

240 241 242 243 244 245 246 247 248 249 250 251 252
/*
 * Called very early, device-tree isn't unflattened
 */
static int __init mpc8572_ds_probe(void)
{
	unsigned long root = of_get_flat_dt_root();

	if (of_flat_dt_is_compatible(root, "fsl,MPC8572DS")) {
#ifdef CONFIG_PCI
		primary_phb_addr = 0x8000;
#endif
		return 1;
	}
253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271

	return 0;
}

/*
 * Called very early, device-tree isn't unflattened
 */
static int __init p2020_ds_probe(void)
{
	unsigned long root = of_get_flat_dt_root();

	if (of_flat_dt_is_compatible(root, "fsl,P2020DS")) {
#ifdef CONFIG_PCI
		primary_phb_addr = 0x9000;
#endif
		return 1;
	}

	return 0;
272 273
}

274 275 276
define_machine(mpc8544_ds) {
	.name			= "MPC8544 DS",
	.probe			= mpc8544_ds_probe,
277 278
	.setup_arch		= mpc85xx_ds_setup_arch,
	.init_IRQ		= mpc85xx_ds_pic_init,
279
#ifdef CONFIG_PCI
280
	.pcibios_fixup_bus	= fsl_pcibios_fixup_bus,
281
#endif
282
	.get_irq		= mpic_get_irq,
283
	.restart		= fsl_rstcr_restart,
284 285 286
	.calibrate_decr		= generic_calibrate_decr,
	.progress		= udbg_progress,
};
287 288 289 290 291 292 293 294 295 296

define_machine(mpc8572_ds) {
	.name			= "MPC8572 DS",
	.probe			= mpc8572_ds_probe,
	.setup_arch		= mpc85xx_ds_setup_arch,
	.init_IRQ		= mpc85xx_ds_pic_init,
#ifdef CONFIG_PCI
	.pcibios_fixup_bus	= fsl_pcibios_fixup_bus,
#endif
	.get_irq		= mpic_get_irq,
297
	.restart		= fsl_rstcr_restart,
298 299 300
	.calibrate_decr		= generic_calibrate_decr,
	.progress		= udbg_progress,
};
301 302 303 304 305 306 307 308 309 310 311 312 313 314

define_machine(p2020_ds) {
	.name			= "P2020 DS",
	.probe			= p2020_ds_probe,
	.setup_arch		= mpc85xx_ds_setup_arch,
	.init_IRQ		= mpc85xx_ds_pic_init,
#ifdef CONFIG_PCI
	.pcibios_fixup_bus	= fsl_pcibios_fixup_bus,
#endif
	.get_irq		= mpic_get_irq,
	.restart		= fsl_rstcr_restart,
	.calibrate_decr		= generic_calibrate_decr,
	.progress		= udbg_progress,
};