omap_wdt.c 10.7 KB
Newer Older
1
/*
2
 * omap_wdt.c
3
 *
4
 * Watchdog driver for the TI OMAP 16xx & 24xx/34xx 32KHz (non-secure) watchdog
5 6 7 8 9 10 11 12 13 14 15 16 17 18
 *
 * Author: MontaVista Software, Inc.
 *	 <gdavis@mvista.com> or <source@mvista.com>
 *
 * 2003 (c) MontaVista Software, Inc. This file is licensed under the
 * terms of the GNU General Public License version 2. This program is
 * licensed "as is" without any warranty of any kind, whether express
 * or implied.
 *
 * History:
 *
 * 20030527: George G. Davis <gdavis@mvista.com>
 *	Initially based on linux-2.4.19-rmk7-pxa1/drivers/char/sa1100_wdt.c
 *	(c) Copyright 2000 Oleg Drokin <green@crimea.edu>
19
 *	Based on SoftDog driver by Alan Cox <alan@lxorguk.ukuu.org.uk>
20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41
 *
 * Copyright (c) 2004 Texas Instruments.
 *	1. Modified to support OMAP1610 32-KHz watchdog timer
 *	2. Ported to 2.6 kernel
 *
 * Copyright (c) 2005 David Brownell
 *	Use the driver model and standard identifiers; handle bigger timeouts.
 */

#include <linux/module.h>
#include <linux/types.h>
#include <linux/kernel.h>
#include <linux/fs.h>
#include <linux/mm.h>
#include <linux/miscdevice.h>
#include <linux/watchdog.h>
#include <linux/reboot.h>
#include <linux/init.h>
#include <linux/err.h>
#include <linux/platform_device.h>
#include <linux/moduleparam.h>
#include <linux/clk.h>
J
Jiri Slaby 已提交
42
#include <linux/bitops.h>
W
Wim Van Sebroeck 已提交
43
#include <linux/io.h>
44
#include <linux/uaccess.h>
45
#include <mach/hardware.h>
46
#include <plat/prcm.h>
47 48 49

#include "omap_wdt.h"

50 51
static struct platform_device *omap_wdt_dev;

52 53 54 55 56
static unsigned timer_margin;
module_param(timer_margin, uint, 0);
MODULE_PARM_DESC(timer_margin, "initial watchdog timeout (in seconds)");

static unsigned int wdt_trgr_pattern = 0x1234;
57
static spinlock_t wdt_lock;
58

59 60 61 62
struct omap_wdt_dev {
	void __iomem    *base;          /* physical */
	struct device   *dev;
	int             omap_wdt_users;
63 64
	struct clk      *ick;
	struct clk      *fck;
65 66 67 68 69
	struct resource *mem;
	struct miscdevice omap_wdt_miscdev;
};

static void omap_wdt_ping(struct omap_wdt_dev *wdev)
70
{
71
	void __iomem    *base = wdev->base;
72

73
	/* wait for posted write to complete */
74
	while ((__raw_readl(base + OMAP_WATCHDOG_WPS)) & 0x08)
75
		cpu_relax();
76

77
	wdt_trgr_pattern = ~wdt_trgr_pattern;
78
	__raw_writel(wdt_trgr_pattern, (base + OMAP_WATCHDOG_TGR));
79

80
	/* wait for posted write to complete */
81
	while ((__raw_readl(base + OMAP_WATCHDOG_WPS)) & 0x08)
82 83 84 85
		cpu_relax();
	/* reloaded WCRR from WLDR */
}

86
static void omap_wdt_enable(struct omap_wdt_dev *wdev)
87
{
88 89
	void __iomem *base = wdev->base;

90
	/* Sequence to enable the watchdog */
91 92
	__raw_writel(0xBBBB, base + OMAP_WATCHDOG_SPR);
	while ((__raw_readl(base + OMAP_WATCHDOG_WPS)) & 0x10)
93
		cpu_relax();
94

95 96
	__raw_writel(0x4444, base + OMAP_WATCHDOG_SPR);
	while ((__raw_readl(base + OMAP_WATCHDOG_WPS)) & 0x10)
97 98 99
		cpu_relax();
}

100
static void omap_wdt_disable(struct omap_wdt_dev *wdev)
101
{
102 103
	void __iomem *base = wdev->base;

104
	/* sequence required to disable watchdog */
105 106
	__raw_writel(0xAAAA, base + OMAP_WATCHDOG_SPR);	/* TIMER_MODE */
	while (__raw_readl(base + OMAP_WATCHDOG_WPS) & 0x10)
107
		cpu_relax();
108

109 110
	__raw_writel(0x5555, base + OMAP_WATCHDOG_SPR);	/* TIMER_MODE */
	while (__raw_readl(base + OMAP_WATCHDOG_WPS) & 0x10)
111 112 113 114 115 116 117 118 119 120 121 122
		cpu_relax();
}

static void omap_wdt_adjust_timeout(unsigned new_timeout)
{
	if (new_timeout < TIMER_MARGIN_MIN)
		new_timeout = TIMER_MARGIN_DEFAULT;
	if (new_timeout > TIMER_MARGIN_MAX)
		new_timeout = TIMER_MARGIN_MAX;
	timer_margin = new_timeout;
}

123
static void omap_wdt_set_timeout(struct omap_wdt_dev *wdev)
124 125
{
	u32 pre_margin = GET_WLDR_VAL(timer_margin);
126
	void __iomem *base = wdev->base;
127 128

	/* just count up at 32 KHz */
129
	while (__raw_readl(base + OMAP_WATCHDOG_WPS) & 0x04)
130
		cpu_relax();
131

132 133
	__raw_writel(pre_margin, base + OMAP_WATCHDOG_LDR);
	while (__raw_readl(base + OMAP_WATCHDOG_WPS) & 0x04)
134 135 136 137 138 139 140 141
		cpu_relax();
}

/*
 *	Allow only one task to hold it open
 */
static int omap_wdt_open(struct inode *inode, struct file *file)
{
142 143 144
	struct omap_wdt_dev *wdev = platform_get_drvdata(omap_wdt_dev);
	void __iomem *base = wdev->base;

145
	if (test_and_set_bit(1, (unsigned long *)&(wdev->omap_wdt_users)))
146 147
		return -EBUSY;

148
	clk_enable(wdev->ick);    /* Enable the interface clock */
149
	clk_enable(wdev->fck);    /* Enable the functional clock */
150 151

	/* initialize prescaler */
152
	while (__raw_readl(base + OMAP_WATCHDOG_WPS) & 0x01)
153
		cpu_relax();
154

155 156
	__raw_writel((1 << 5) | (PTV << 2), base + OMAP_WATCHDOG_CNTRL);
	while (__raw_readl(base + OMAP_WATCHDOG_WPS) & 0x01)
157 158
		cpu_relax();

159 160 161
	file->private_data = (void *) wdev;

	omap_wdt_set_timeout(wdev);
162
	omap_wdt_ping(wdev); /* trigger loading of new timeout value */
163
	omap_wdt_enable(wdev);
164

W
Wim Van Sebroeck 已提交
165
	return nonseekable_open(inode, file);
166 167 168 169
}

static int omap_wdt_release(struct inode *inode, struct file *file)
{
170 171
	struct omap_wdt_dev *wdev = file->private_data;

172 173 174 175 176
	/*
	 *      Shut off the timer unless NOWAYOUT is defined.
	 */
#ifndef CONFIG_WATCHDOG_NOWAYOUT

177
	omap_wdt_disable(wdev);
178

179
	clk_disable(wdev->ick);
180
	clk_disable(wdev->fck);
181 182 183
#else
	printk(KERN_CRIT "omap_wdt: Unexpected close, not stopping!\n");
#endif
184
	wdev->omap_wdt_users = 0;
185

186 187 188
	return 0;
}

189
static ssize_t omap_wdt_write(struct file *file, const char __user *data,
190 191
		size_t len, loff_t *ppos)
{
192 193
	struct omap_wdt_dev *wdev = file->private_data;

194
	/* Refresh LOAD_TIME. */
195 196
	if (len) {
		spin_lock(&wdt_lock);
197
		omap_wdt_ping(wdev);
198 199
		spin_unlock(&wdt_lock);
	}
200 201 202
	return len;
}

203 204
static long omap_wdt_ioctl(struct file *file, unsigned int cmd,
						unsigned long arg)
205
{
206
	struct omap_wdt_dev *wdev;
207
	int new_margin;
208
	static const struct watchdog_info ident = {
209 210 211 212
		.identity = "OMAP Watchdog",
		.options = WDIOF_SETTIMEOUT,
		.firmware_version = 0,
	};
213

214
	wdev = file->private_data;
215 216 217 218 219 220 221 222 223

	switch (cmd) {
	case WDIOC_GETSUPPORT:
		return copy_to_user((struct watchdog_info __user *)arg, &ident,
				sizeof(ident));
	case WDIOC_GETSTATUS:
		return put_user(0, (int __user *)arg);
	case WDIOC_GETBOOTSTATUS:
		if (cpu_is_omap16xx())
224
			return put_user(__raw_readw(ARM_SYSST),
225 226 227 228 229
					(int __user *)arg);
		if (cpu_is_omap24xx())
			return put_user(omap_prcm_get_reset_sources(),
					(int __user *)arg);
	case WDIOC_KEEPALIVE:
230
		spin_lock(&wdt_lock);
231
		omap_wdt_ping(wdev);
232
		spin_unlock(&wdt_lock);
233 234 235 236 237 238
		return 0;
	case WDIOC_SETTIMEOUT:
		if (get_user(new_margin, (int __user *)arg))
			return -EFAULT;
		omap_wdt_adjust_timeout(new_margin);

239
		spin_lock(&wdt_lock);
240 241 242
		omap_wdt_disable(wdev);
		omap_wdt_set_timeout(wdev);
		omap_wdt_enable(wdev);
243

244
		omap_wdt_ping(wdev);
245
		spin_unlock(&wdt_lock);
246 247 248
		/* Fall */
	case WDIOC_GETTIMEOUT:
		return put_user(timer_margin, (int __user *)arg);
249 250
	default:
		return -ENOTTY;
251 252 253
	}
}

254
static const struct file_operations omap_wdt_fops = {
255 256
	.owner = THIS_MODULE,
	.write = omap_wdt_write,
257
	.unlocked_ioctl = omap_wdt_ioctl,
258 259 260 261
	.open = omap_wdt_open,
	.release = omap_wdt_release,
};

262
static int __devinit omap_wdt_probe(struct platform_device *pdev)
263 264
{
	struct resource *res, *mem;
265
	struct omap_wdt_dev *wdev;
266
	int ret;
267 268 269

	/* reserve static register mappings */
	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
270 271 272 273
	if (!res) {
		ret = -ENOENT;
		goto err_get_resource;
	}
274

275 276 277 278
	if (omap_wdt_dev) {
		ret = -EBUSY;
		goto err_busy;
	}
279

280 281
	mem = request_mem_region(res->start, res->end - res->start + 1,
				 pdev->name);
282 283 284 285
	if (!mem) {
		ret = -EBUSY;
		goto err_busy;
	}
286

287 288 289
	wdev = kzalloc(sizeof(struct omap_wdt_dev), GFP_KERNEL);
	if (!wdev) {
		ret = -ENOMEM;
290
		goto err_kzalloc;
291
	}
292

293 294
	wdev->omap_wdt_users = 0;
	wdev->mem = mem;
295

296 297 298 299 300
	wdev->ick = clk_get(&pdev->dev, "ick");
	if (IS_ERR(wdev->ick)) {
		ret = PTR_ERR(wdev->ick);
		wdev->ick = NULL;
		goto err_clk;
301
	}
302 303 304 305 306
	wdev->fck = clk_get(&pdev->dev, "fck");
	if (IS_ERR(wdev->fck)) {
		ret = PTR_ERR(wdev->fck);
		wdev->fck = NULL;
		goto err_clk;
307 308
	}

309 310 311
	wdev->base = ioremap(res->start, res->end - res->start + 1);
	if (!wdev->base) {
		ret = -ENOMEM;
312
		goto err_ioremap;
313 314
	}

315
	platform_set_drvdata(pdev, wdev);
316

317 318 319
	clk_enable(wdev->ick);
	clk_enable(wdev->fck);

320
	omap_wdt_disable(wdev);
321 322
	omap_wdt_adjust_timeout(timer_margin);

323 324 325 326 327 328
	wdev->omap_wdt_miscdev.parent = &pdev->dev;
	wdev->omap_wdt_miscdev.minor = WATCHDOG_MINOR;
	wdev->omap_wdt_miscdev.name = "watchdog";
	wdev->omap_wdt_miscdev.fops = &omap_wdt_fops;

	ret = misc_register(&(wdev->omap_wdt_miscdev));
329
	if (ret)
330
		goto err_misc;
331

332
	pr_info("OMAP Watchdog Timer Rev 0x%02x: initial timeout %d sec\n",
333
		__raw_readl(wdev->base + OMAP_WATCHDOG_REV) & 0xFF,
334
		timer_margin);
335 336

	/* autogate OCP interface clock */
337
	__raw_writel(0x01, wdev->base + OMAP_WATCHDOG_SYS_CONFIG);
338

339 340 341
	clk_disable(wdev->ick);
	clk_disable(wdev->fck);

342 343
	omap_wdt_dev = pdev;

344 345
	return 0;

346 347 348 349 350 351 352 353
err_misc:
	platform_set_drvdata(pdev, NULL);
	iounmap(wdev->base);

err_ioremap:
	wdev->base = NULL;

err_clk:
354 355 356 357
	if (wdev->ick)
		clk_put(wdev->ick);
	if (wdev->fck)
		clk_put(wdev->fck);
358 359 360 361 362 363 364 365
	kfree(wdev);

err_kzalloc:
	release_mem_region(res->start, res->end - res->start + 1);

err_busy:
err_get_resource:

366 367 368 369 370
	return ret;
}

static void omap_wdt_shutdown(struct platform_device *pdev)
{
371
	struct omap_wdt_dev *wdev = platform_get_drvdata(pdev);
372 373 374

	if (wdev->omap_wdt_users)
		omap_wdt_disable(wdev);
375 376
}

377
static int __devexit omap_wdt_remove(struct platform_device *pdev)
378
{
379
	struct omap_wdt_dev *wdev = platform_get_drvdata(pdev);
380 381 382 383 384 385 386 387
	struct resource *res = platform_get_resource(pdev, IORESOURCE_MEM, 0);

	if (!res)
		return -ENOENT;

	misc_deregister(&(wdev->omap_wdt_miscdev));
	release_mem_region(res->start, res->end - res->start + 1);
	platform_set_drvdata(pdev, NULL);
388

389
	clk_put(wdev->ick);
390
	clk_put(wdev->fck);
391 392
	iounmap(wdev->base);

393 394
	kfree(wdev);
	omap_wdt_dev = NULL;
395

396 397 398 399 400 401 402 403 404 405 406 407 408
	return 0;
}

#ifdef	CONFIG_PM

/* REVISIT ... not clear this is the best way to handle system suspend; and
 * it's very inappropriate for selective device suspend (e.g. suspending this
 * through sysfs rather than by stopping the watchdog daemon).  Also, this
 * may not play well enough with NOWAYOUT...
 */

static int omap_wdt_suspend(struct platform_device *pdev, pm_message_t state)
{
409 410
	struct omap_wdt_dev *wdev = platform_get_drvdata(pdev);

411 412
	if (wdev->omap_wdt_users)
		omap_wdt_disable(wdev);
413

414 415 416 417 418
	return 0;
}

static int omap_wdt_resume(struct platform_device *pdev)
{
419 420
	struct omap_wdt_dev *wdev = platform_get_drvdata(pdev);

421 422 423
	if (wdev->omap_wdt_users) {
		omap_wdt_enable(wdev);
		omap_wdt_ping(wdev);
424
	}
425

426 427 428 429 430 431 432 433 434 435
	return 0;
}

#else
#define	omap_wdt_suspend	NULL
#define	omap_wdt_resume		NULL
#endif

static struct platform_driver omap_wdt_driver = {
	.probe		= omap_wdt_probe,
436
	.remove		= __devexit_p(omap_wdt_remove),
437 438 439 440 441 442 443 444 445 446 447
	.shutdown	= omap_wdt_shutdown,
	.suspend	= omap_wdt_suspend,
	.resume		= omap_wdt_resume,
	.driver		= {
		.owner	= THIS_MODULE,
		.name	= "omap_wdt",
	},
};

static int __init omap_wdt_init(void)
{
448
	spin_lock_init(&wdt_lock);
449 450 451 452 453 454 455 456 457 458 459 460 461 462
	return platform_driver_register(&omap_wdt_driver);
}

static void __exit omap_wdt_exit(void)
{
	platform_driver_unregister(&omap_wdt_driver);
}

module_init(omap_wdt_init);
module_exit(omap_wdt_exit);

MODULE_AUTHOR("George G. Davis");
MODULE_LICENSE("GPL");
MODULE_ALIAS_MISCDEV(WATCHDOG_MINOR);
463
MODULE_ALIAS("platform:omap_wdt");