rtas_pci.c 8.4 KB
Newer Older
1 2 3 4 5
/*
 * Copyright (C) 2001 Dave Engebretsen, IBM Corporation
 * Copyright (C) 2003 Anton Blanchard <anton@au.ibm.com>, IBM
 *
 * RTAS specific routines for PCI.
6
 *
7 8 9 10 11 12
 * Based on code from pci.c, chrp_pci.c and pSeries_pci.c
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
13
 *
14 15 16 17
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
18
 *
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
 */

#include <linux/kernel.h>
#include <linux/threads.h>
#include <linux/pci.h>
#include <linux/string.h>
#include <linux/init.h>
#include <linux/bootmem.h>

#include <asm/io.h>
#include <asm/pgtable.h>
#include <asm/irq.h>
#include <asm/prom.h>
#include <asm/machdep.h>
#include <asm/pci-bridge.h>
#include <asm/iommu.h>
#include <asm/rtas.h>
39
#include <asm/mpic.h>
40
#include <asm/ppc-pci.h>
41
#include <asm/eeh.h>
42 43 44 45 46 47 48

/* RTAS tokens */
static int read_pci_config;
static int write_pci_config;
static int ibm_read_pci_config;
static int ibm_write_pci_config;

49
static inline int config_access_valid(struct pci_dn *dn, int where)
50 51 52 53 54 55 56 57 58
{
	if (where < 256)
		return 1;
	if (where < 4096 && dn->pci_ext_config_space)
		return 1;

	return 0;
}

59 60
static int of_device_available(struct device_node * dn)
{
61
        const char *status;
62

63
        status = of_get_property(dn, "status", NULL);
64 65 66 67 68 69 70 71 72 73

        if (!status)
                return 1;

        if (!strcmp(status, "okay"))
                return 1;

        return 0;
}

74
int rtas_read_config(struct pci_dn *pdn, int where, int size, u32 *val)
75 76 77 78 79
{
	int returnval = -1;
	unsigned long buid, addr;
	int ret;

80
	if (!pdn)
81
		return PCIBIOS_DEVICE_NOT_FOUND;
82
	if (!config_access_valid(pdn, where))
83 84
		return PCIBIOS_BAD_REGISTER_NUMBER;

85
	addr = rtas_config_addr(pdn->busno, pdn->devfn, where);
86
	buid = pdn->phb->buid;
87 88
	if (buid) {
		ret = rtas_call(ibm_read_pci_config, 4, 2, &returnval,
89
				addr, BUID_HI(buid), BUID_LO(buid), size);
90 91 92 93 94 95 96 97
	} else {
		ret = rtas_call(read_pci_config, 2, 2, &returnval, addr, size);
	}
	*val = returnval;

	if (ret)
		return PCIBIOS_DEVICE_NOT_FOUND;

98
	if (returnval == EEH_IO_ERROR_VALUE(size) &&
99
	    eeh_dn_check_failure (pdn->node, NULL))
100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116
		return PCIBIOS_DEVICE_NOT_FOUND;

	return PCIBIOS_SUCCESSFUL;
}

static int rtas_pci_read_config(struct pci_bus *bus,
				unsigned int devfn,
				int where, int size, u32 *val)
{
	struct device_node *busdn, *dn;

	if (bus->self)
		busdn = pci_device_to_OF_node(bus->self);
	else
		busdn = bus->sysdata;	/* must be a phb */

	/* Search only direct children of the bus */
117 118 119
	for (dn = busdn->child; dn; dn = dn->sibling) {
		struct pci_dn *pdn = PCI_DN(dn);
		if (pdn && pdn->devfn == devfn
120
		    && of_device_available(dn))
121 122
			return rtas_read_config(pdn, where, size, val);
	}
123

124 125 126
	return PCIBIOS_DEVICE_NOT_FOUND;
}

127
int rtas_write_config(struct pci_dn *pdn, int where, int size, u32 val)
128 129 130 131
{
	unsigned long buid, addr;
	int ret;

132
	if (!pdn)
133
		return PCIBIOS_DEVICE_NOT_FOUND;
134
	if (!config_access_valid(pdn, where))
135 136
		return PCIBIOS_BAD_REGISTER_NUMBER;

137
	addr = rtas_config_addr(pdn->busno, pdn->devfn, where);
138
	buid = pdn->phb->buid;
139
	if (buid) {
140 141
		ret = rtas_call(ibm_write_pci_config, 5, 1, NULL, addr,
			BUID_HI(buid), BUID_LO(buid), size, (ulong) val);
142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163
	} else {
		ret = rtas_call(write_pci_config, 3, 1, NULL, addr, size, (ulong)val);
	}

	if (ret)
		return PCIBIOS_DEVICE_NOT_FOUND;

	return PCIBIOS_SUCCESSFUL;
}

static int rtas_pci_write_config(struct pci_bus *bus,
				 unsigned int devfn,
				 int where, int size, u32 val)
{
	struct device_node *busdn, *dn;

	if (bus->self)
		busdn = pci_device_to_OF_node(bus->self);
	else
		busdn = bus->sysdata;	/* must be a phb */

	/* Search only direct children of the bus */
164 165 166
	for (dn = busdn->child; dn; dn = dn->sibling) {
		struct pci_dn *pdn = PCI_DN(dn);
		if (pdn && pdn->devfn == devfn
167
		    && of_device_available(dn))
168 169
			return rtas_write_config(pdn, where, size, val);
	}
170 171 172 173 174 175 176 177 178 179
	return PCIBIOS_DEVICE_NOT_FOUND;
}

struct pci_ops rtas_pci_ops = {
	rtas_pci_read_config,
	rtas_pci_write_config
};

int is_python(struct device_node *dev)
{
180
	const char *model = of_get_property(dev, "model", NULL);
181 182 183 184 185 186 187

	if (model && strstr(model, "Python"))
		return 1;

	return 0;
}

188
static void python_countermeasures(struct device_node *dev)
189
{
190
	struct resource registers;
191 192 193
	void __iomem *chip_regs;
	volatile u32 val;

194 195
	if (of_address_to_resource(dev, 0, &registers)) {
		printk(KERN_ERR "Can't get address for Python workarounds !\n");
196
		return;
197
	}
198 199

	/* Python's register file is 1 MB in size. */
200
	chip_regs = ioremap(registers.start & ~(0xfffffUL), 0x100000);
201

202
	/*
203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234
	 * Firmware doesn't always clear this bit which is critical
	 * for good performance - Anton
	 */

#define PRG_CL_RESET_VALID 0x00010000

	val = in_be32(chip_regs + 0xf6030);
	if (val & PRG_CL_RESET_VALID) {
		printk(KERN_INFO "Python workaround: ");
		val &= ~PRG_CL_RESET_VALID;
		out_be32(chip_regs + 0xf6030, val);
		/*
		 * We must read it back for changes to
		 * take effect
		 */
		val = in_be32(chip_regs + 0xf6030);
		printk("reg0: %x\n", val);
	}

	iounmap(chip_regs);
}

void __init init_pci_config_tokens (void)
{
	read_pci_config = rtas_token("read-pci-config");
	write_pci_config = rtas_token("write-pci-config");
	ibm_read_pci_config = rtas_token("ibm,read-pci-config");
	ibm_write_pci_config = rtas_token("ibm,write-pci-config");
}

unsigned long __devinit get_phb_buid (struct device_node *phb)
{
235
	struct resource r;
236

237
	if (ibm_read_pci_config == -1)
238
		return 0;
239
	if (of_address_to_resource(phb, 0, &r))
240
		return 0;
241
	return r.start;
242 243 244 245 246
}

static int phb_set_bus_ranges(struct device_node *dev,
			      struct pci_controller *phb)
{
247
	const int *bus_range;
248 249
	unsigned int len;

250
	bus_range = of_get_property(dev, "bus-range", &len);
251 252 253
	if (bus_range == NULL || len < 2 * sizeof(int)) {
		return 1;
 	}
254

255 256 257 258 259 260
	phb->first_busno =  bus_range[0];
	phb->last_busno  =  bus_range[1];

	return 0;
}

261
int __devinit rtas_setup_phb(struct pci_controller *phb)
262
{
263 264
	struct device_node *dev = phb->arch_data;

265
	if (is_python(dev))
266
		python_countermeasures(dev);
267 268 269 270 271 272 273 274 275 276

	if (phb_set_bus_ranges(dev, phb))
		return 1;

	phb->ops = &rtas_pci_ops;
	phb->buid = get_phb_buid(dev);

	return 0;
}

277
void __init find_and_init_phbs(void)
278 279 280 281 282 283 284 285
{
	struct device_node *node;
	struct pci_controller *phb;
	struct device_node *root = of_find_node_by_path("/");

	for (node = of_get_next_child(root, NULL);
	     node != NULL;
	     node = of_get_next_child(root, node)) {
286 287 288

		if (node->type == NULL || (strcmp(node->type, "pci") != 0 &&
					   strcmp(node->type, "pciex") != 0))
289 290
			continue;

291
		phb = pcibios_alloc_controller(node);
292 293
		if (!phb)
			continue;
294
		rtas_setup_phb(phb);
295
		pci_process_bridge_OF_ranges(phb, node, 0);
296
		isa_bridge_find_early(phb);
297 298 299 300 301 302 303 304 305 306
	}

	of_node_put(root);
	pci_devs_phb_init();

	/*
	 * pci_probe_only and pci_assign_all_buses can be set via properties
	 * in chosen.
	 */
	if (of_chosen) {
307
		const int *prop;
308

309
		prop = of_get_property(of_chosen,
310
				"linux,pci-probe-only", NULL);
311 312 313
		if (prop)
			pci_probe_only = *prop;

314
		prop = of_get_property(of_chosen,
315
				"linux,pci-assign-all-buses", NULL);
316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334
		if (prop)
			pci_assign_all_buses = *prop;
	}
}

/* RPA-specific bits for removing PHBs */
int pcibios_remove_root_bus(struct pci_controller *phb)
{
	struct pci_bus *b = phb->bus;
	struct resource *res;
	int rc, i;

	res = b->resource[0];
	if (!res->flags) {
		printk(KERN_ERR "%s: no IO resource for PHB %s\n", __FUNCTION__,
				b->name);
		return 1;
	}

335
	rc = pcibios_unmap_io_space(b);
336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362
	if (rc) {
		printk(KERN_ERR "%s: failed to unmap IO on bus %s\n",
			__FUNCTION__, b->name);
		return 1;
	}

	if (release_resource(res)) {
		printk(KERN_ERR "%s: failed to release IO on bus %s\n",
				__FUNCTION__, b->name);
		return 1;
	}

	for (i = 1; i < 3; ++i) {
		res = b->resource[i];
		if (!res->flags && i == 0) {
			printk(KERN_ERR "%s: no MEM resource for PHB %s\n",
				__FUNCTION__, b->name);
			return 1;
		}
		if (res->flags && release_resource(res)) {
			printk(KERN_ERR
			       "%s: failed to release IO %d on bus %s\n",
				__FUNCTION__, i, b->name);
			return 1;
		}
	}

363
	pcibios_free_controller(phb);
364 365 366 367

	return 0;
}
EXPORT_SYMBOL(pcibios_remove_root_bus);