pwm-clock.h 1.8 KB
Newer Older
1 2
/* linux/arch/arm/mach-s5pv210/include/mach/pwm-clock.h
 *
3 4 5 6
 * Copyright (c) 2009 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com/
 *
 * Copyright 2008 Openmoko, Inc.
7 8 9 10
 * Copyright 2008 Simtec Electronics
 *      Ben Dooks <ben@simtec.co.uk>
 *      http://armlinux.simtec.co.uk/
 *
11
 * Based on arch/arm/mach-s3c64xx/include/mach/pwm-clock.h
12 13 14 15 16 17 18 19 20 21 22 23 24
 *
 * S5PV210 - pwm clock and timer support
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#ifndef __ASM_ARCH_PWMCLK_H
#define __ASM_ARCH_PWMCLK_H __FILE__

/**
 * pwm_cfg_src_is_tclk() - return whether the given mux config is a tclk
25
 * @tcfg: The timer TCFG1 register bits shifted down to 0.
26 27 28 29 30 31
 *
 * Return true if the given configuration from TCFG1 is a TCLK instead
 * any of the TDIV clocks.
 */
static inline int pwm_cfg_src_is_tclk(unsigned long tcfg)
{
32
	return tcfg == S3C64XX_TCFG1_MUX_TCLK;
33 34 35 36 37 38 39 40 41 42 43
}

/**
 * tcfg_to_divisor() - convert tcfg1 setting to a divisor
 * @tcfg1: The tcfg1 setting, shifted down.
 *
 * Get the divisor value for the given tcfg1 setting. We assume the
 * caller has already checked to see if this is not a TCLK source.
 */
static inline unsigned long tcfg_to_divisor(unsigned long tcfg1)
{
44
	return 1 << tcfg1;
45 46 47 48 49 50 51 52 53
}

/**
 * pwm_tdiv_has_div1() - does the tdiv setting have a /1
 *
 * Return true if we have a /1 in the tdiv setting.
 */
static inline unsigned int pwm_tdiv_has_div1(void)
{
54
	return 1;
55 56 57 58 59 60 61 62 63 64
}

/**
 * pwm_tdiv_div_bits() - calculate TCFG1 divisor value.
 * @div: The divisor to calculate the bit information for.
 *
 * Turn a divisor into the necessary bit field for TCFG1.
 */
static inline unsigned long pwm_tdiv_div_bits(unsigned int div)
{
65
	return ilog2(div);
66 67
}

68
#define S3C_TCFG1_MUX_TCLK S3C64XX_TCFG1_MUX_TCLK
69 70

#endif /* __ASM_ARCH_PWMCLK_H */