gpu_scheduler.h 4.6 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
/*
 * Copyright 2015 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#ifndef _GPU_SCHEDULER_H_
#define _GPU_SCHEDULER_H_

#include <linux/kfifo.h>
28
#include <linux/fence.h>
29

30 31
#define AMD_SCHED_FENCE_SCHEDULED_BIT	FENCE_FLAG_USER_BITS

32
struct amd_gpu_scheduler;
33
struct amd_sched_rq;
34

35 36 37
extern struct kmem_cache *sched_fence_slab;
extern atomic_t sched_fence_slab_ref;

38 39 40 41 42 43 44 45
/**
 * A scheduler entity is a wrapper around a job queue or a group
 * of other entities. Entities take turns emitting jobs from their 
 * job queues to corresponding hardware ring based on scheduling
 * policy.
*/
struct amd_sched_entity {
	struct list_head		list;
46 47 48
	struct amd_sched_rq		*rq;
	struct amd_gpu_scheduler	*sched;

49
	spinlock_t			queue_lock;
50 51 52
	struct kfifo                    job_queue;

	atomic_t			fence_seq;
53
	uint64_t                        fence_context;
54

55 56
	struct fence			*dependency;
	struct fence_cb			cb;
57 58 59 60 61 62 63
};

/**
 * Run queue is a set of entities scheduling command submissions for
 * one specific ring. It implements the scheduling policy that selects
 * the next entity to emit commands from.
*/
64
struct amd_sched_rq {
65
	spinlock_t		lock;
66 67
	struct list_head	entities;
	struct amd_sched_entity	*current_entity;
68 69
};

70 71
struct amd_sched_fence {
	struct fence                    base;
72
	struct fence_cb                 cb;
73
	struct list_head		scheduled_cb;
74
	struct amd_gpu_scheduler	*sched;
75
	spinlock_t			lock;
76
	void                            *owner;
77 78
	struct delayed_work		dwork;
	struct list_head		list;
79 80
};

81 82
struct amd_sched_job {
	struct amd_gpu_scheduler        *sched;
83
	struct amd_sched_entity         *s_entity;
84
	struct amd_sched_fence          *s_fence;
85 86
};

87 88 89 90 91 92 93 94 95 96 97
extern const struct fence_ops amd_sched_fence_ops;
static inline struct amd_sched_fence *to_amd_sched_fence(struct fence *f)
{
	struct amd_sched_fence *__f = container_of(f, struct amd_sched_fence, base);

	if (__f->base.ops == &amd_sched_fence_ops)
		return __f;

	return NULL;
}

98 99 100 101 102
/**
 * Define the backend operations called by the scheduler,
 * these functions should be implemented in driver side
*/
struct amd_sched_backend_ops {
103 104
	struct fence *(*dependency)(struct amd_sched_job *sched_job);
	struct fence *(*run_job)(struct amd_sched_job *sched_job);
105 106
};

107 108 109 110 111 112
enum amd_sched_priority {
	AMD_SCHED_PRIORITY_KERNEL = 0,
	AMD_SCHED_PRIORITY_NORMAL,
	AMD_SCHED_MAX_PRIORITY
};

113 114 115 116
/**
 * One scheduler is implemented for each hardware ring
*/
struct amd_gpu_scheduler {
117 118
	struct amd_sched_backend_ops	*ops;
	uint32_t			hw_submission_limit;
119
	long				timeout;
120
	const char			*name;
121
	struct amd_sched_rq		sched_rq[AMD_SCHED_MAX_PRIORITY];
122 123
	wait_queue_head_t		wake_up_worker;
	wait_queue_head_t		job_scheduled;
124
	atomic_t			hw_rq_count;
125 126
	struct list_head		fence_list;
	spinlock_t			fence_list_lock;
127
	struct task_struct		*thread;
128 129
};

130 131
int amd_sched_init(struct amd_gpu_scheduler *sched,
		   struct amd_sched_backend_ops *ops,
132
		   uint32_t hw_submission, long timeout, const char *name);
133
void amd_sched_fini(struct amd_gpu_scheduler *sched);
134

135 136
int amd_sched_entity_init(struct amd_gpu_scheduler *sched,
			  struct amd_sched_entity *entity,
137
			  struct amd_sched_rq *rq,
138
			  uint32_t jobs);
139 140
void amd_sched_entity_fini(struct amd_gpu_scheduler *sched,
			   struct amd_sched_entity *entity);
141
void amd_sched_entity_push_job(struct amd_sched_job *sched_job);
142

143
struct amd_sched_fence *amd_sched_fence_create(
144
	struct amd_sched_entity *s_entity, void *owner);
145
void amd_sched_fence_scheduled(struct amd_sched_fence *fence);
146
void amd_sched_fence_signal(struct amd_sched_fence *fence);
147 148 149 150
int amd_sched_job_init(struct amd_sched_job *job,
					struct amd_gpu_scheduler *sched,
					struct amd_sched_entity *entity,
					void *owner, struct fence **fence);
151
#endif