1. 27 5月, 2016 13 次提交
  2. 24 5月, 2016 1 次提交
  3. 19 5月, 2016 2 次提交
  4. 05 4月, 2016 1 次提交
  5. 23 3月, 2016 1 次提交
  6. 04 3月, 2016 4 次提交
  7. 26 2月, 2016 2 次提交
  8. 24 2月, 2016 1 次提交
  9. 03 2月, 2016 1 次提交
  10. 29 1月, 2016 1 次提交
  11. 18 12月, 2015 3 次提交
  12. 09 10月, 2015 2 次提交
  13. 07 10月, 2015 2 次提交
  14. 28 9月, 2015 5 次提交
  15. 21 9月, 2015 1 次提交
    • A
      target-ppc: Fix SRR0 when taking unaligned exceptions · 6bb9a0a9
      Anton Blanchard 提交于
      We are setting SRR0 to the instruction before the one causing the
      unaligned exception. A quick testcase:
      
      . = 0x100
      .globl _start
      _start:
      	/* Cause a 0x600 */
      	li	3,0x1
      	stwcx.	3,0,3
      1:	b	1b
      
      . = 0x600
      1:	b	1b
      
      Built into something we can load as a BIOS image:
      
      gcc -mbig -c test.S
      ld -EB -Ttext 0x0 -o test test.o
      objcopy -O binary test test.bin
      
      Run with:
      
      qemu-system-ppc64 -nographic -bios test.bin
      
      Shows an incorrect SRR0 (points at the li):
      
      SRR0 0000000000000100
      
      With the patch we get the correct SRR0:
      
      SRR0 0000000000000104
      Signed-off-by: NAnton Blanchard <anton@samba.org>
      Signed-off-by: NAlexander Graf <agraf@suse.de>
      6bb9a0a9