Skip to content

Q
qemu

openeuler / qemu

通知 10
Star 0
Fork 0
Q
qemu
切换分支/标签
  1. 06 10月, 2017 4 次提交
  3. 20 9月, 2017 6 次提交
  5. 01 9月, 2017 1 次提交
    • I
      s390x: replace cpu_s390x_init() with cpu_generic_init() · 6ad76dfd
      由 Igor Mammedov 提交于 
      cpu_s390x_init() is used only *-user targets indirectly
via cpu_init() macro and has a hack to assign ids to created
cpus (I'm not sure if 'id' really matters to *-user emulation).

So to on safe side, instead of having custom wrapper to do numbering
replace it with cpu_generic_init() and use S390CPUClass::next_cpu_id
which could serve the same purpose as static variable and move cpu->id
initialization to s390_cpu_initfn for CONFIG_USER_ONLY use-case.

PS:
ifdef is ugly but it allows us to hide s390x detail that isn't
set by *-user targets and reuse generic cpu creation utility
for btoh machine and user emulation.
Signed-off-by: NIgor Mammedov <imammedo@redhat.com>
Acked-by: NCornelia Huck <cohuck@redhat.com>
Message-Id: <1504185578-80843-1-git-send-email-imammedo@redhat.com>
Signed-off-by: NEduardo Habkost <ehabkost@redhat.com>
      6ad76dfd
  7. 31 8月, 2017 14 次提交
  9. 25 7月, 2017 2 次提交
  11. 14 7月, 2017 2 次提交
  13. 06 7月, 2017 1 次提交
    • Q
      virtio-scsi-ccw: use ioeventfd even when KVM is disabled · cda3c19f
      由 QingFeng Hao 提交于 
      This patch is based on a similar patch from Stefan Hajnoczi -
commit c324fd0a ("virtio-pci: use ioeventfd even when KVM is disabled")

Do not check kvm_eventfds_enabled() when KVM is disabled since it
always returns 0.  Since commit 8c56c1a5
("memory: emulate ioeventfd") it has been possible to use ioeventfds in
qtest or TCG mode.

This patch makes -device virtio-scsi-ccw,iothread=iothread0 work even
when KVM is disabled.
Currently we don't have an equivalent to "memory: emulate ioeventfd"
for ccw yet, but that this doesn't hurt and qemu-iotests 068 can pass with
skipping iothread arguments.

I have tested that virtio-scsi-ccw works under tcg both with and without
iothread.

This patch fixes qemu-iotests 068, which was accidentally merged early
despite the dependency on ioeventfd.
Signed-off-by: NQingFeng Hao <haoqf@linux.vnet.ibm.com>
Reviewed-by: NCornelia Huck <cohuck@redhat.com>
Message-Id: <20170704132350.11874-2-haoqf@linux.vnet.ibm.com>
Reviewed-by: NStefan Hajnoczi <stefanha@redhat.com>
Signed-off-by: NChristian Borntraeger <borntraeger@de.ibm.com>
      cda3c19f
  15. 24 6月, 2017 1 次提交
  17. 23 6月, 2017 2 次提交
  19. 14 6月, 2017 2 次提交
    • D
      s390x/cpumodel: wire up cpu type + id for TCG · 076d4d39
      由 David Hildenbrand 提交于 
      Let's properly expose the CPU type (machine-type number) via "STORE CPU
ID" and "STORE SUBSYSTEM INFORMATION".

As TCG emulates basic mode, the CPU identification number has the format
"Annnnn", whereby A is the CPU address, and n are parts of the CPU serial
number (0 for us for now).

A specification exception will be injected if the address is not aligned
to a double word. Low address protection will not be checked as
we're missing some more general support for that.
Signed-off-by: NDavid Hildenbrand <david@redhat.com>
Message-Id: <20170609133426.11447-3-david@redhat.com>
Signed-off-by: NRichard Henderson <rth@twiddle.net>
      076d4d39
    • D
      target/s390x: rework PGM interrupt psw.addr handling · becf8217
      由 David Hildenbrand 提交于 
      We can tell from the program interrupt code, whether a program interrupt
has to forward the address in the PGM new PSW
(suppressing/terminated/completed) to point at the next instruction, or
if it is nullifying and the PSW address does not have to be incremented.

So let's not modify the PSW address outside of the injection path and
handle this internally. We just have to handle instruction length
auto detection if no valid instruction length can be provided.

This should fix various program interrupt injection paths, where the
PSW was not properly forwarded.
Signed-off-by: NDavid Hildenbrand <david@redhat.com>
Message-Id: <20170609142156.18767-3-david@redhat.com>
Signed-off-by: NRichard Henderson <rth@twiddle.net>
      becf8217
  21. 07 6月, 2017 3 次提交
  23. 19 5月, 2017 2 次提交