提交 57c26279 编写于 作者: J j_mayer

Fix PowerPC targets compilation on 32 bits hosts:

now that the SPE extension is available for all targets,
 we always need to have some 64 bits temporary registers.


git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3647 c046a42c-6fe2-441c-8c8c-71466251a162
上级 d2fd1af7
......@@ -520,11 +520,11 @@ struct CPUPPCState {
/* First are the most commonly used resources
* during translated code execution
*/
#if TARGET_GPR_BITS > HOST_LONG_BITS
#if (HOST_LONG_BITS == 32)
/* temporary fixed-point registers
* used to emulate 64 bits target on 32 bits hosts
* used to emulate 64 bits registers on 32 bits hosts
*/
ppc_gpr_t t0, t1, t2;
uint64_t t0, t1, t2;
#endif
ppc_avr_t avr0, avr1, avr2;
......
......@@ -42,8 +42,8 @@ register unsigned long T0 asm(AREG1);
register unsigned long T1 asm(AREG2);
register unsigned long T2 asm(AREG3);
#endif
/* We may, sometime, need 64 bits registers on 32 bits target */
#if TARGET_GPR_BITS > HOST_LONG_BITS
/* We may, sometime, need 64 bits registers on 32 bits targets */
#if (HOST_LONG_BITS == 32)
/* no registers can be used */
#define T0_64 (env->t0)
#define T1_64 (env->t1)
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册