Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
openeuler
qemu
提交
4f7403d5
Q
qemu
项目概览
openeuler
/
qemu
通知
10
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
Q
qemu
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
提交
Issue看板
体验新版 GitCode,发现更多精彩内容 >>
提交
4f7403d5
编写于
8月 22, 2012
作者:
R
Richard Henderson
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
target-s390: Convert CLC
Signed-off-by:
N
Richard Henderson
<
rth@twiddle.net
>
上级
0a949039
变更
2
隐藏空白更改
内联
并排
Showing
2 changed file
with
35 addition
and
73 deletion
+35
-73
target-s390x/insn-data.def
target-s390x/insn-data.def
+1
-0
target-s390x/translate.c
target-s390x/translate.c
+34
-73
未找到文件。
target-s390x/insn-data.def
浏览文件 @
4f7403d5
...
...
@@ -119,6 +119,7 @@
C(0xb931, CLGFR, RRE, Z, r1, r2_32u, 0, 0, 0, cmpu64)
C(0xe321, CLG, RXY_a, Z, r1, m2_64, 0, 0, 0, cmpu64)
C(0xe331, CLGF, RXY_a, Z, r1, m2_32u, 0, 0, 0, cmpu64)
C(0xd500, CLC, SS_a, Z, la1, a2, 0, 0, clc, 0)
/* COMPARE LOGICAL IMMEDIATE */
C(0xc20f, CLFI, RIL_a, EI, r1, i2, 0, 0, 0, cmpu32)
C(0xc20e, CLGFI, RIL_a, EI, r1, i2_32u, 0, 0, 0, cmpu64)
...
...
target-s390x/translate.c
浏览文件 @
4f7403d5
...
...
@@ -1012,67 +1012,6 @@ static void free_compare(DisasCompare *c)
}
}
static
void
gen_op_clc
(
DisasContext
*
s
,
int
l
,
TCGv_i64
s1
,
TCGv_i64
s2
)
{
TCGv_i64
tmp
;
TCGv_i64
tmp2
;
TCGv_i32
vl
;
/* check for simple 32bit or 64bit match */
switch
(
l
)
{
case
0
:
tmp
=
tcg_temp_new_i64
();
tmp2
=
tcg_temp_new_i64
();
tcg_gen_qemu_ld8u
(
tmp
,
s1
,
get_mem_index
(
s
));
tcg_gen_qemu_ld8u
(
tmp2
,
s2
,
get_mem_index
(
s
));
cmp_u64
(
s
,
tmp
,
tmp2
);
tcg_temp_free_i64
(
tmp
);
tcg_temp_free_i64
(
tmp2
);
return
;
case
1
:
tmp
=
tcg_temp_new_i64
();
tmp2
=
tcg_temp_new_i64
();
tcg_gen_qemu_ld16u
(
tmp
,
s1
,
get_mem_index
(
s
));
tcg_gen_qemu_ld16u
(
tmp2
,
s2
,
get_mem_index
(
s
));
cmp_u64
(
s
,
tmp
,
tmp2
);
tcg_temp_free_i64
(
tmp
);
tcg_temp_free_i64
(
tmp2
);
return
;
case
3
:
tmp
=
tcg_temp_new_i64
();
tmp2
=
tcg_temp_new_i64
();
tcg_gen_qemu_ld32u
(
tmp
,
s1
,
get_mem_index
(
s
));
tcg_gen_qemu_ld32u
(
tmp2
,
s2
,
get_mem_index
(
s
));
cmp_u64
(
s
,
tmp
,
tmp2
);
tcg_temp_free_i64
(
tmp
);
tcg_temp_free_i64
(
tmp2
);
return
;
case
7
:
tmp
=
tcg_temp_new_i64
();
tmp2
=
tcg_temp_new_i64
();
tcg_gen_qemu_ld64
(
tmp
,
s1
,
get_mem_index
(
s
));
tcg_gen_qemu_ld64
(
tmp2
,
s2
,
get_mem_index
(
s
));
cmp_u64
(
s
,
tmp
,
tmp2
);
tcg_temp_free_i64
(
tmp
);
tcg_temp_free_i64
(
tmp2
);
return
;
}
potential_page_fault
(
s
);
vl
=
tcg_const_i32
(
l
);
gen_helper_clc
(
cc_op
,
cpu_env
,
vl
,
s1
,
s2
);
tcg_temp_free_i32
(
vl
);
set_cc_static
(
s
);
}
static
void
disas_e3
(
CPUS390XState
*
env
,
DisasContext
*
s
,
int
op
,
int
r1
,
int
x2
,
int
b2
,
int
d2
)
{
...
...
@@ -2200,18 +2139,6 @@ static void disas_s390_insn(CPUS390XState *env, DisasContext *s)
tcg_temp_free_i32
(
tmp32_1
);
tcg_temp_free_i32
(
tmp32_2
);
break
;
case
0xd5
:
/* CLC D1(L,B1),D2(B2) [SS] */
insn
=
ld_code6
(
env
,
s
->
pc
);
b1
=
(
insn
>>
28
)
&
0xf
;
b2
=
(
insn
>>
12
)
&
0xf
;
d1
=
(
insn
>>
16
)
&
0xfff
;
d2
=
insn
&
0xfff
;
tmp
=
get_address
(
s
,
0
,
b1
,
d1
);
tmp2
=
get_address
(
s
,
0
,
b2
,
d2
);
gen_op_clc
(
s
,
(
insn
>>
32
)
&
0xff
,
tmp
,
tmp2
);
tcg_temp_free_i64
(
tmp
);
tcg_temp_free_i64
(
tmp2
);
break
;
#ifndef CONFIG_USER_ONLY
case
0xda
:
/* MVCP D1(R1,B1),D2(B2),R3 [SS] */
case
0xdb
:
/* MVCS D1(R1,B1),D2(B2),R3 [SS] */
...
...
@@ -2797,6 +2724,40 @@ static ExitStatus op_bct64(DisasContext *s, DisasOps *o)
return
help_branch
(
s
,
&
c
,
is_imm
,
imm
,
o
->
in2
);
}
static
ExitStatus
op_clc
(
DisasContext
*
s
,
DisasOps
*
o
)
{
int
l
=
get_field
(
s
->
fields
,
l1
);
TCGv_i32
vl
;
switch
(
l
+
1
)
{
case
1
:
tcg_gen_qemu_ld8u
(
cc_src
,
o
->
addr1
,
get_mem_index
(
s
));
tcg_gen_qemu_ld8u
(
cc_dst
,
o
->
in2
,
get_mem_index
(
s
));
break
;
case
2
:
tcg_gen_qemu_ld16u
(
cc_src
,
o
->
addr1
,
get_mem_index
(
s
));
tcg_gen_qemu_ld16u
(
cc_dst
,
o
->
in2
,
get_mem_index
(
s
));
break
;
case
4
:
tcg_gen_qemu_ld32u
(
cc_src
,
o
->
addr1
,
get_mem_index
(
s
));
tcg_gen_qemu_ld32u
(
cc_dst
,
o
->
in2
,
get_mem_index
(
s
));
break
;
case
8
:
tcg_gen_qemu_ld64
(
cc_src
,
o
->
addr1
,
get_mem_index
(
s
));
tcg_gen_qemu_ld64
(
cc_dst
,
o
->
in2
,
get_mem_index
(
s
));
break
;
default:
potential_page_fault
(
s
);
vl
=
tcg_const_i32
(
l
);
gen_helper_clc
(
cc_op
,
cpu_env
,
vl
,
o
->
addr1
,
o
->
in2
);
tcg_temp_free_i32
(
vl
);
set_cc_static
(
s
);
return
NO_EXIT
;
}
gen_op_update2_cc_i64
(
s
,
CC_OP_LTUGTU_64
,
cc_src
,
cc_dst
);
return
NO_EXIT
;
}
static
ExitStatus
op_clcle
(
DisasContext
*
s
,
DisasOps
*
o
)
{
TCGv_i32
r1
=
tcg_const_i32
(
get_field
(
s
->
fields
,
r1
));
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录