target-xtensa: implement RER/WER instructions
RER and WER are privileged instructions for accessing external
registers. External register address space is local to processor core.
There's no alignment requirements, addressable units are 32-bit wide
registers.
Signed-off-by: NMax Filippov <jcmvbkbc@gmail.com>
Showing
想要评论请 注册 或 登录