cpu.h 21.9 KB
Newer Older
B
bellard 已提交
1 2
/*
 * i386 virtual CPU header
3
 *
B
bellard 已提交
4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
 *  Copyright (c) 2003 Fabrice Bellard
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */
#ifndef CPU_I386_H
#define CPU_I386_H

B
bellard 已提交
23 24 25 26 27
#include "config.h"

#ifdef TARGET_X86_64
#define TARGET_LONG_BITS 64
#else
B
bellard 已提交
28
#define TARGET_LONG_BITS 32
B
bellard 已提交
29
#endif
B
bellard 已提交
30

B
bellard 已提交
31 32 33 34 35 36
/* target supports implicit self modifying code */
#define TARGET_HAS_SMC
/* support for self modifying code even if the modified instruction is
   close to the modifying instruction */
#define TARGET_HAS_PRECISE_SMC

B
bellard 已提交
37 38
#define TARGET_HAS_ICE 1

39 40 41 42 43 44
#ifdef TARGET_X86_64
#define ELF_MACHINE	EM_X86_64
#else
#define ELF_MACHINE	EM_386
#endif

B
bellard 已提交
45 46
#include "cpu-defs.h"

B
bellard 已提交
47 48
#include "softfloat.h"

B
bellard 已提交
49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77
#define R_EAX 0
#define R_ECX 1
#define R_EDX 2
#define R_EBX 3
#define R_ESP 4
#define R_EBP 5
#define R_ESI 6
#define R_EDI 7

#define R_AL 0
#define R_CL 1
#define R_DL 2
#define R_BL 3
#define R_AH 4
#define R_CH 5
#define R_DH 6
#define R_BH 7

#define R_ES 0
#define R_CS 1
#define R_SS 2
#define R_DS 3
#define R_FS 4
#define R_GS 5

/* segment descriptor fields */
#define DESC_G_MASK     (1 << 23)
#define DESC_B_SHIFT    22
#define DESC_B_MASK     (1 << DESC_B_SHIFT)
B
bellard 已提交
78 79
#define DESC_L_SHIFT    21 /* x86_64 only : 64 bit code segment */
#define DESC_L_MASK     (1 << DESC_L_SHIFT)
B
bellard 已提交
80 81 82
#define DESC_AVL_MASK   (1 << 20)
#define DESC_P_MASK     (1 << 15)
#define DESC_DPL_SHIFT  13
T
ths 已提交
83
#define DESC_DPL_MASK   (1 << DESC_DPL_SHIFT)
B
bellard 已提交
84 85 86 87
#define DESC_S_MASK     (1 << 12)
#define DESC_TYPE_SHIFT 8
#define DESC_A_MASK     (1 << 8)

B
bellard 已提交
88 89 90
#define DESC_CS_MASK    (1 << 11) /* 1=code segment 0=data segment */
#define DESC_C_MASK     (1 << 10) /* code: conforming */
#define DESC_R_MASK     (1 << 9)  /* code: readable */
B
bellard 已提交
91

B
bellard 已提交
92 93 94 95
#define DESC_E_MASK     (1 << 10) /* data: expansion direction */
#define DESC_W_MASK     (1 << 9)  /* data: writable */

#define DESC_TSS_BUSY_MASK (1 << 9)
B
bellard 已提交
96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115

/* eflags masks */
#define CC_C   	0x0001
#define CC_P 	0x0004
#define CC_A	0x0010
#define CC_Z	0x0040
#define CC_S    0x0080
#define CC_O    0x0800

#define TF_SHIFT   8
#define IOPL_SHIFT 12
#define VM_SHIFT   17

#define TF_MASK 		0x00000100
#define IF_MASK 		0x00000200
#define DF_MASK 		0x00000400
#define IOPL_MASK		0x00003000
#define NT_MASK	         	0x00004000
#define RF_MASK			0x00010000
#define VM_MASK			0x00020000
116
#define AC_MASK			0x00040000
B
bellard 已提交
117 118 119 120
#define VIF_MASK                0x00080000
#define VIP_MASK                0x00100000
#define ID_MASK                 0x00200000

T
ths 已提交
121
/* hidden flags - used internally by qemu to represent additional cpu
B
bellard 已提交
122 123 124
   states. Only the CPL, INHIBIT_IRQ, SMM and SVMI are not
   redundant. We avoid using the IOPL_MASK, TF_MASK and VM_MASK bit
   position to ease oring with eflags. */
B
bellard 已提交
125 126 127 128 129 130 131 132 133
/* current cpl */
#define HF_CPL_SHIFT         0
/* true if soft mmu is being used */
#define HF_SOFTMMU_SHIFT     2
/* true if hardware interrupts must be disabled for next instruction */
#define HF_INHIBIT_IRQ_SHIFT 3
/* 16 or 32 segments */
#define HF_CS32_SHIFT        4
#define HF_SS32_SHIFT        5
B
bellard 已提交
134
/* zero base for DS, ES and SS : can be '0' only in 32 bit CS segment */
B
bellard 已提交
135
#define HF_ADDSEG_SHIFT      6
136 137 138
/* copy of CR0.PE (protected mode) */
#define HF_PE_SHIFT          7
#define HF_TF_SHIFT          8 /* must be same as eflags */
B
bellard 已提交
139 140 141
#define HF_MP_SHIFT          9 /* the order must be MP, EM, TS */
#define HF_EM_SHIFT         10
#define HF_TS_SHIFT         11
142
#define HF_IOPL_SHIFT       12 /* must be same as eflags */
B
bellard 已提交
143 144
#define HF_LMA_SHIFT        14 /* only used on x86_64: long mode active */
#define HF_CS64_SHIFT       15 /* only used on x86_64: 64 bit code segment  */
B
bellard 已提交
145
#define HF_OSFXSR_SHIFT     16 /* CR4.OSFXSR */
146
#define HF_VM_SHIFT         17 /* must be same as eflags */
B
bellard 已提交
147
#define HF_SMM_SHIFT        19 /* CPU in SMM mode */
148 149
#define HF_SVME_SHIFT       20 /* SVME enabled (copy of EFER.SVME) */
#define HF_SVMI_SHIFT       21 /* SVM intercepts are active */
B
bellard 已提交
150 151 152 153 154 155 156

#define HF_CPL_MASK          (3 << HF_CPL_SHIFT)
#define HF_SOFTMMU_MASK      (1 << HF_SOFTMMU_SHIFT)
#define HF_INHIBIT_IRQ_MASK  (1 << HF_INHIBIT_IRQ_SHIFT)
#define HF_CS32_MASK         (1 << HF_CS32_SHIFT)
#define HF_SS32_MASK         (1 << HF_SS32_SHIFT)
#define HF_ADDSEG_MASK       (1 << HF_ADDSEG_SHIFT)
157
#define HF_PE_MASK           (1 << HF_PE_SHIFT)
B
bellard 已提交
158
#define HF_TF_MASK           (1 << HF_TF_SHIFT)
B
bellard 已提交
159 160 161
#define HF_MP_MASK           (1 << HF_MP_SHIFT)
#define HF_EM_MASK           (1 << HF_EM_SHIFT)
#define HF_TS_MASK           (1 << HF_TS_SHIFT)
B
bellard 已提交
162 163
#define HF_LMA_MASK          (1 << HF_LMA_SHIFT)
#define HF_CS64_MASK         (1 << HF_CS64_SHIFT)
B
bellard 已提交
164
#define HF_OSFXSR_MASK       (1 << HF_OSFXSR_SHIFT)
B
bellard 已提交
165
#define HF_SMM_MASK          (1 << HF_SMM_SHIFT)
B
bellard 已提交
166 167
#define HF_SVME_MASK         (1 << HF_SVME_SHIFT)
#define HF_SVMI_MASK         (1 << HF_SVMI_SHIFT)
B
bellard 已提交
168

169 170 171 172 173 174 175 176 177 178 179 180
/* hflags2 */

#define HF2_GIF_SHIFT        0 /* if set CPU takes interrupts */
#define HF2_HIF_SHIFT        1 /* value of IF_MASK when entering SVM */
#define HF2_NMI_SHIFT        2 /* CPU serving NMI */
#define HF2_VINTR_SHIFT      3 /* value of V_INTR_MASKING bit */

#define HF2_GIF_MASK          (1 << HF2_GIF_SHIFT)
#define HF2_HIF_MASK          (1 << HF2_HIF_SHIFT) 
#define HF2_NMI_MASK          (1 << HF2_NMI_SHIFT)
#define HF2_VINTR_MASK        (1 << HF2_VINTR_SHIFT)

B
bellard 已提交
181
#define CR0_PE_MASK  (1 << 0)
B
bellard 已提交
182 183
#define CR0_MP_MASK  (1 << 1)
#define CR0_EM_MASK  (1 << 2)
B
bellard 已提交
184
#define CR0_TS_MASK  (1 << 3)
B
bellard 已提交
185
#define CR0_ET_MASK  (1 << 4)
B
bellard 已提交
186
#define CR0_NE_MASK  (1 << 5)
B
bellard 已提交
187 188 189 190 191 192 193 194 195
#define CR0_WP_MASK  (1 << 16)
#define CR0_AM_MASK  (1 << 18)
#define CR0_PG_MASK  (1 << 31)

#define CR4_VME_MASK  (1 << 0)
#define CR4_PVI_MASK  (1 << 1)
#define CR4_TSD_MASK  (1 << 2)
#define CR4_DE_MASK   (1 << 3)
#define CR4_PSE_MASK  (1 << 4)
B
cleanup  
bellard 已提交
196 197
#define CR4_PAE_MASK  (1 << 5)
#define CR4_PGE_MASK  (1 << 7)
B
bellard 已提交
198 199 200
#define CR4_PCE_MASK  (1 << 8)
#define CR4_OSFXSR_MASK (1 << 9)
#define CR4_OSXMMEXCPT_MASK  (1 << 10)
B
bellard 已提交
201 202 203 204 205 206 207 208 209 210

#define PG_PRESENT_BIT	0
#define PG_RW_BIT	1
#define PG_USER_BIT	2
#define PG_PWT_BIT	3
#define PG_PCD_BIT	4
#define PG_ACCESSED_BIT	5
#define PG_DIRTY_BIT	6
#define PG_PSE_BIT	7
#define PG_GLOBAL_BIT	8
B
bellard 已提交
211
#define PG_NX_BIT	63
B
bellard 已提交
212 213 214 215 216 217 218 219 220 221

#define PG_PRESENT_MASK  (1 << PG_PRESENT_BIT)
#define PG_RW_MASK	 (1 << PG_RW_BIT)
#define PG_USER_MASK	 (1 << PG_USER_BIT)
#define PG_PWT_MASK	 (1 << PG_PWT_BIT)
#define PG_PCD_MASK	 (1 << PG_PCD_BIT)
#define PG_ACCESSED_MASK (1 << PG_ACCESSED_BIT)
#define PG_DIRTY_MASK	 (1 << PG_DIRTY_BIT)
#define PG_PSE_MASK	 (1 << PG_PSE_BIT)
#define PG_GLOBAL_MASK	 (1 << PG_GLOBAL_BIT)
B
bellard 已提交
222
#define PG_NX_MASK	 (1LL << PG_NX_BIT)
B
bellard 已提交
223 224 225 226 227 228 229

#define PG_ERROR_W_BIT     1

#define PG_ERROR_P_MASK    0x01
#define PG_ERROR_W_MASK    (1 << PG_ERROR_W_BIT)
#define PG_ERROR_U_MASK    0x04
#define PG_ERROR_RSVD_MASK 0x08
B
bellard 已提交
230
#define PG_ERROR_I_D_MASK  0x10
B
bellard 已提交
231 232 233 234 235 236 237 238 239 240

#define MSR_IA32_APICBASE               0x1b
#define MSR_IA32_APICBASE_BSP           (1<<8)
#define MSR_IA32_APICBASE_ENABLE        (1<<11)
#define MSR_IA32_APICBASE_BASE          (0xfffff<<12)

#define MSR_IA32_SYSENTER_CS            0x174
#define MSR_IA32_SYSENTER_ESP           0x175
#define MSR_IA32_SYSENTER_EIP           0x176

241 242 243 244 245 246
#define MSR_MCG_CAP                     0x179
#define MSR_MCG_STATUS                  0x17a
#define MSR_MCG_CTL                     0x17b

#define MSR_PAT                         0x277

B
bellard 已提交
247 248 249 250 251 252
#define MSR_EFER                        0xc0000080

#define MSR_EFER_SCE   (1 << 0)
#define MSR_EFER_LME   (1 << 8)
#define MSR_EFER_LMA   (1 << 10)
#define MSR_EFER_NXE   (1 << 11)
B
bellard 已提交
253
#define MSR_EFER_SVME  (1 << 12)
B
bellard 已提交
254 255 256 257 258 259 260 261 262 263
#define MSR_EFER_FFXSR (1 << 14)

#define MSR_STAR                        0xc0000081
#define MSR_LSTAR                       0xc0000082
#define MSR_CSTAR                       0xc0000083
#define MSR_FMASK                       0xc0000084
#define MSR_FSBASE                      0xc0000100
#define MSR_GSBASE                      0xc0000101
#define MSR_KERNELGSBASE                0xc0000102

T
ths 已提交
264 265
#define MSR_VM_HSAVE_PA                 0xc0010117

B
bellard 已提交
266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281
/* cpuid_features bits */
#define CPUID_FP87 (1 << 0)
#define CPUID_VME  (1 << 1)
#define CPUID_DE   (1 << 2)
#define CPUID_PSE  (1 << 3)
#define CPUID_TSC  (1 << 4)
#define CPUID_MSR  (1 << 5)
#define CPUID_PAE  (1 << 6)
#define CPUID_MCE  (1 << 7)
#define CPUID_CX8  (1 << 8)
#define CPUID_APIC (1 << 9)
#define CPUID_SEP  (1 << 11) /* sysenter/sysexit */
#define CPUID_MTRR (1 << 12)
#define CPUID_PGE  (1 << 13)
#define CPUID_MCA  (1 << 14)
#define CPUID_CMOV (1 << 15)
282
#define CPUID_PAT  (1 << 16)
B
bellard 已提交
283
#define CPUID_PSE36   (1 << 17)
284
#define CPUID_PN   (1 << 18)
285
#define CPUID_CLFLUSH (1 << 19)
286 287
#define CPUID_DTS (1 << 21)
#define CPUID_ACPI (1 << 22)
B
bellard 已提交
288 289 290 291
#define CPUID_MMX  (1 << 23)
#define CPUID_FXSR (1 << 24)
#define CPUID_SSE  (1 << 25)
#define CPUID_SSE2 (1 << 26)
292 293 294 295 296
#define CPUID_SS (1 << 27)
#define CPUID_HT (1 << 28)
#define CPUID_TM (1 << 29)
#define CPUID_IA64 (1 << 30)
#define CPUID_PBE (1 << 31)
B
bellard 已提交
297

B
bellard 已提交
298
#define CPUID_EXT_SSE3     (1 << 0)
B
bellard 已提交
299
#define CPUID_EXT_MONITOR  (1 << 3)
300 301 302 303 304 305 306
#define CPUID_EXT_DSCPL    (1 << 4)
#define CPUID_EXT_VMX      (1 << 5)
#define CPUID_EXT_SMX      (1 << 6)
#define CPUID_EXT_EST      (1 << 7)
#define CPUID_EXT_TM2      (1 << 8)
#define CPUID_EXT_SSSE3    (1 << 9)
#define CPUID_EXT_CID      (1 << 10)
B
bellard 已提交
307
#define CPUID_EXT_CX16     (1 << 13)
308 309 310
#define CPUID_EXT_XTPR     (1 << 14)
#define CPUID_EXT_DCA      (1 << 17)
#define CPUID_EXT_POPCNT   (1 << 22)
B
bellard 已提交
311 312

#define CPUID_EXT2_SYSCALL (1 << 11)
313
#define CPUID_EXT2_MP      (1 << 19)
B
bellard 已提交
314
#define CPUID_EXT2_NX      (1 << 20)
315
#define CPUID_EXT2_MMXEXT  (1 << 22)
316
#define CPUID_EXT2_FFXSR   (1 << 25)
317 318
#define CPUID_EXT2_PDPE1GB (1 << 26)
#define CPUID_EXT2_RDTSCP  (1 << 27)
B
bellard 已提交
319
#define CPUID_EXT2_LM      (1 << 29)
320 321
#define CPUID_EXT2_3DNOWEXT (1 << 30)
#define CPUID_EXT2_3DNOW   (1 << 31)
B
bellard 已提交
322

323 324
#define CPUID_EXT3_LAHF_LM (1 << 0)
#define CPUID_EXT3_CMP_LEG (1 << 1)
T
ths 已提交
325
#define CPUID_EXT3_SVM     (1 << 2)
326 327 328 329 330 331 332 333
#define CPUID_EXT3_EXTAPIC (1 << 3)
#define CPUID_EXT3_CR8LEG  (1 << 4)
#define CPUID_EXT3_ABM     (1 << 5)
#define CPUID_EXT3_SSE4A   (1 << 6)
#define CPUID_EXT3_MISALIGNSSE (1 << 7)
#define CPUID_EXT3_3DNOWPREFETCH (1 << 8)
#define CPUID_EXT3_OSVW    (1 << 9)
#define CPUID_EXT3_IBS     (1 << 10)
B
bellard 已提交
334
#define CPUID_EXT3_SKINIT  (1 << 12)
T
ths 已提交
335

B
bellard 已提交
336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354
#define EXCP00_DIVZ	0
#define EXCP01_SSTP	1
#define EXCP02_NMI	2
#define EXCP03_INT3	3
#define EXCP04_INTO	4
#define EXCP05_BOUND	5
#define EXCP06_ILLOP	6
#define EXCP07_PREX	7
#define EXCP08_DBLE	8
#define EXCP09_XERR	9
#define EXCP0A_TSS	10
#define EXCP0B_NOSEG	11
#define EXCP0C_STACK	12
#define EXCP0D_GPF	13
#define EXCP0E_PAGE	14
#define EXCP10_COPR	16
#define EXCP11_ALGN	17
#define EXCP12_MCHK	18

B
bellard 已提交
355 356 357
#define EXCP_SYSCALL    0x100 /* only happens in user only emulation
                                 for syscall instruction */

B
bellard 已提交
358 359
enum {
    CC_OP_DYNAMIC, /* must use dynamic code to get cc_op */
T
ths 已提交
360
    CC_OP_EFLAGS,  /* all cc are explicitly computed, CC_SRC = flags */
B
bellard 已提交
361 362 363 364

    CC_OP_MULB, /* modify all flags, C, O = (CC_SRC != 0) */
    CC_OP_MULW,
    CC_OP_MULL,
B
bellard 已提交
365
    CC_OP_MULQ,
B
bellard 已提交
366 367 368 369

    CC_OP_ADDB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
    CC_OP_ADDW,
    CC_OP_ADDL,
B
bellard 已提交
370
    CC_OP_ADDQ,
B
bellard 已提交
371 372 373 374

    CC_OP_ADCB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
    CC_OP_ADCW,
    CC_OP_ADCL,
B
bellard 已提交
375
    CC_OP_ADCQ,
B
bellard 已提交
376 377 378 379

    CC_OP_SUBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
    CC_OP_SUBW,
    CC_OP_SUBL,
B
bellard 已提交
380
    CC_OP_SUBQ,
B
bellard 已提交
381 382 383 384

    CC_OP_SBBB, /* modify all flags, CC_DST = res, CC_SRC = src1 */
    CC_OP_SBBW,
    CC_OP_SBBL,
B
bellard 已提交
385
    CC_OP_SBBQ,
B
bellard 已提交
386 387 388 389

    CC_OP_LOGICB, /* modify all flags, CC_DST = res */
    CC_OP_LOGICW,
    CC_OP_LOGICL,
B
bellard 已提交
390
    CC_OP_LOGICQ,
B
bellard 已提交
391 392 393 394

    CC_OP_INCB, /* modify all flags except, CC_DST = res, CC_SRC = C */
    CC_OP_INCW,
    CC_OP_INCL,
B
bellard 已提交
395
    CC_OP_INCQ,
B
bellard 已提交
396 397 398 399

    CC_OP_DECB, /* modify all flags except, CC_DST = res, CC_SRC = C  */
    CC_OP_DECW,
    CC_OP_DECL,
B
bellard 已提交
400
    CC_OP_DECQ,
B
bellard 已提交
401

B
comment  
bellard 已提交
402
    CC_OP_SHLB, /* modify all flags, CC_DST = res, CC_SRC.msb = C */
B
bellard 已提交
403 404
    CC_OP_SHLW,
    CC_OP_SHLL,
B
bellard 已提交
405
    CC_OP_SHLQ,
B
bellard 已提交
406 407 408 409

    CC_OP_SARB, /* modify all flags, CC_DST = res, CC_SRC.lsb = C */
    CC_OP_SARW,
    CC_OP_SARL,
B
bellard 已提交
410
    CC_OP_SARQ,
B
bellard 已提交
411 412 413 414

    CC_OP_NB,
};

B
bellard 已提交
415
#ifdef FLOATX80
B
bellard 已提交
416 417 418 419
#define USE_X86LDOUBLE
#endif

#ifdef USE_X86LDOUBLE
B
bellard 已提交
420
typedef floatx80 CPU86_LDouble;
B
bellard 已提交
421
#else
B
bellard 已提交
422
typedef float64 CPU86_LDouble;
B
bellard 已提交
423 424 425 426
#endif

typedef struct SegmentCache {
    uint32_t selector;
B
bellard 已提交
427
    target_ulong base;
B
bellard 已提交
428 429 430 431
    uint32_t limit;
    uint32_t flags;
} SegmentCache;

B
bellard 已提交
432
typedef union {
B
bellard 已提交
433 434 435 436
    uint8_t _b[16];
    uint16_t _w[8];
    uint32_t _l[4];
    uint64_t _q[2];
B
bellard 已提交
437 438
    float32 _s[4];
    float64 _d[2];
B
bellard 已提交
439 440
} XMMReg;

B
bellard 已提交
441 442
typedef union {
    uint8_t _b[8];
A
aurel32 已提交
443 444 445
    uint16_t _w[4];
    uint32_t _l[2];
    float32 _s[2];
B
bellard 已提交
446 447 448 449 450 451 452
    uint64_t q;
} MMXReg;

#ifdef WORDS_BIGENDIAN
#define XMM_B(n) _b[15 - (n)]
#define XMM_W(n) _w[7 - (n)]
#define XMM_L(n) _l[3 - (n)]
B
bellard 已提交
453
#define XMM_S(n) _s[3 - (n)]
B
bellard 已提交
454
#define XMM_Q(n) _q[1 - (n)]
B
bellard 已提交
455
#define XMM_D(n) _d[1 - (n)]
B
bellard 已提交
456 457 458 459

#define MMX_B(n) _b[7 - (n)]
#define MMX_W(n) _w[3 - (n)]
#define MMX_L(n) _l[1 - (n)]
A
aurel32 已提交
460
#define MMX_S(n) _s[1 - (n)]
B
bellard 已提交
461 462 463 464
#else
#define XMM_B(n) _b[n]
#define XMM_W(n) _w[n]
#define XMM_L(n) _l[n]
B
bellard 已提交
465
#define XMM_S(n) _s[n]
B
bellard 已提交
466
#define XMM_Q(n) _q[n]
B
bellard 已提交
467
#define XMM_D(n) _d[n]
B
bellard 已提交
468 469 470 471

#define MMX_B(n) _b[n]
#define MMX_W(n) _w[n]
#define MMX_L(n) _l[n]
A
aurel32 已提交
472
#define MMX_S(n) _s[n]
B
bellard 已提交
473
#endif
B
bellard 已提交
474
#define MMX_Q(n) q
B
bellard 已提交
475

B
bellard 已提交
476 477 478 479 480 481
#ifdef TARGET_X86_64
#define CPU_NB_REGS 16
#else
#define CPU_NB_REGS 8
#endif

482 483
#define NB_MMU_MODES 2

B
bellard 已提交
484 485
typedef struct CPUX86State {
    /* standard registers */
B
bellard 已提交
486 487 488
    target_ulong regs[CPU_NB_REGS];
    target_ulong eip;
    target_ulong eflags; /* eflags register. During CPU emulation, CC
B
bellard 已提交
489 490 491 492
                        flags and DF are set to zero because they are
                        stored elsewhere */

    /* emulator internal eflags handling */
B
bellard 已提交
493 494
    target_ulong cc_src;
    target_ulong cc_dst;
B
bellard 已提交
495 496
    uint32_t cc_op;
    int32_t df; /* D flag : 1 if D = 0, -1 if D = 1 */
497 498 499
    uint32_t hflags; /* TB flags, see HF_xxx constants. These flags
                        are known at translation time. */
    uint32_t hflags2; /* various other flags, see HF2_xxx constants. */
B
bellard 已提交
500

B
bellard 已提交
501 502 503 504 505 506 507
    /* segments */
    SegmentCache segs[6]; /* selector values */
    SegmentCache ldt;
    SegmentCache tr;
    SegmentCache gdt; /* only base and limit are used */
    SegmentCache idt; /* only base and limit are used */

508
    target_ulong cr[5]; /* NOTE: cr1 is unused */
A
aurel32 已提交
509
    uint64_t a20_mask;
B
bellard 已提交
510

B
bellard 已提交
511 512 513 514 515
    /* FPU state */
    unsigned int fpstt; /* top of stack index */
    unsigned int fpus;
    unsigned int fpuc;
    uint8_t fptags[8];   /* 0 = valid, 1 = empty */
B
bellard 已提交
516 517 518 519 520 521 522 523
    union {
#ifdef USE_X86LDOUBLE
        CPU86_LDouble d __attribute__((aligned(16)));
#else
        CPU86_LDouble d;
#endif
        MMXReg mmx;
    } fpregs[8];
B
bellard 已提交
524 525

    /* emulator internal variables */
B
bellard 已提交
526
    float_status fp_status;
B
bellard 已提交
527
    CPU86_LDouble ft0;
528

A
aurel32 已提交
529
    float_status mmx_status; /* for 3DNow! float ops */
B
bellard 已提交
530
    float_status sse_status;
B
bellard 已提交
531
    uint32_t mxcsr;
B
bellard 已提交
532 533
    XMMReg xmm_regs[CPU_NB_REGS];
    XMMReg xmm_t0;
B
bellard 已提交
534
    MMXReg mmx_t0;
535
    target_ulong cc_tmp; /* temporary for rcr/rcl */
B
bellard 已提交
536

B
bellard 已提交
537 538 539 540
    /* sysenter registers */
    uint32_t sysenter_cs;
    uint32_t sysenter_esp;
    uint32_t sysenter_eip;
541 542
    uint64_t efer;
    uint64_t star;
T
ths 已提交
543

B
bellard 已提交
544 545
    uint64_t vm_hsave;
    uint64_t vm_vmcb;
B
bellard 已提交
546
    uint64_t tsc_offset;
T
ths 已提交
547 548 549 550 551 552
    uint64_t intercept;
    uint16_t intercept_cr_read;
    uint16_t intercept_cr_write;
    uint16_t intercept_dr_read;
    uint16_t intercept_dr_write;
    uint32_t intercept_exceptions;
553
    uint8_t v_tpr;
T
ths 已提交
554

B
bellard 已提交
555 556 557 558 559 560
#ifdef TARGET_X86_64
    target_ulong lstar;
    target_ulong cstar;
    target_ulong fmask;
    target_ulong kernelgsbase;
#endif
B
bellard 已提交
561

562 563
    uint64_t pat;

B
bellard 已提交
564 565 566
    /* exception/interrupt handling */
    int error_code;
    int exception_is_int;
B
bellard 已提交
567
    target_ulong exception_next_eip;
B
bellard 已提交
568
    target_ulong dr[8]; /* debug registers */
B
bellard 已提交
569
    uint32_t smbase;
570
    int interrupt_request;
B
bellard 已提交
571
    int user_mode_only; /* user mode only simulation */
572
    int old_exception;  /* exception in flight */
B
bellard 已提交
573

574
    CPU_COMMON
B
bellard 已提交
575

B
bellard 已提交
576
    /* processor features (e.g. for CPUID insn) */
577
    uint32_t cpuid_level;
B
bellard 已提交
578 579 580 581 582
    uint32_t cpuid_vendor1;
    uint32_t cpuid_vendor2;
    uint32_t cpuid_vendor3;
    uint32_t cpuid_version;
    uint32_t cpuid_features;
B
bellard 已提交
583
    uint32_t cpuid_ext_features;
584 585 586
    uint32_t cpuid_xlevel;
    uint32_t cpuid_model[12];
    uint32_t cpuid_ext2_features;
T
ths 已提交
587
    uint32_t cpuid_ext3_features;
588
    uint32_t cpuid_apic_id;
589

B
bellard 已提交
590 591
#ifdef USE_KQEMU
    int kqemu_enabled;
B
bellard 已提交
592
    int last_io_time;
B
bellard 已提交
593
#endif
B
bellard 已提交
594 595 596
    /* in order to simplify APIC support, we leave this pointer to the
       user */
    struct APICState *apic_state;
B
bellard 已提交
597 598
} CPUX86State;

B
bellard 已提交
599
CPUX86State *cpu_x86_init(const char *cpu_model);
B
bellard 已提交
600 601
int cpu_x86_exec(CPUX86State *s);
void cpu_x86_close(CPUX86State *s);
602 603
void x86_cpu_list (FILE *f, int (*cpu_fprintf)(FILE *f, const char *fmt,
                                                 ...));
B
bellard 已提交
604
int cpu_get_pic_interrupt(CPUX86State *s);
B
bellard 已提交
605 606
/* MSDOS compatibility mode FPU exception support */
void cpu_set_ferr(CPUX86State *s);
B
bellard 已提交
607 608 609

/* this function must always be used to load data in the segment
   cache: it synchronizes the hflags with the segment cache values */
610
static inline void cpu_x86_load_seg_cache(CPUX86State *env,
B
bellard 已提交
611
                                          int seg_reg, unsigned int selector,
B
bellard 已提交
612
                                          target_ulong base,
613
                                          unsigned int limit,
B
bellard 已提交
614 615 616 617
                                          unsigned int flags)
{
    SegmentCache *sc;
    unsigned int new_hflags;
618

B
bellard 已提交
619 620 621 622 623 624 625
    sc = &env->segs[seg_reg];
    sc->selector = selector;
    sc->base = base;
    sc->limit = limit;
    sc->flags = flags;

    /* update the hidden flags */
B
bellard 已提交
626 627 628 629 630 631 632
    {
        if (seg_reg == R_CS) {
#ifdef TARGET_X86_64
            if ((env->hflags & HF_LMA_MASK) && (flags & DESC_L_MASK)) {
                /* long mode */
                env->hflags |= HF_CS32_MASK | HF_SS32_MASK | HF_CS64_MASK;
                env->hflags &= ~(HF_ADDSEG_MASK);
633
            } else
B
bellard 已提交
634 635 636 637 638 639 640 641 642 643 644 645 646
#endif
            {
                /* legacy / compatibility case */
                new_hflags = (env->segs[R_CS].flags & DESC_B_MASK)
                    >> (DESC_B_SHIFT - HF_CS32_SHIFT);
                env->hflags = (env->hflags & ~(HF_CS32_MASK | HF_CS64_MASK)) |
                    new_hflags;
            }
        }
        new_hflags = (env->segs[R_SS].flags & DESC_B_MASK)
            >> (DESC_B_SHIFT - HF_SS32_SHIFT);
        if (env->hflags & HF_CS64_MASK) {
            /* zero base assumed for DS, ES and SS in long mode */
647
        } else if (!(env->cr[0] & CR0_PE_MASK) ||
B
bellard 已提交
648 649
                   (env->eflags & VM_MASK) ||
                   !(env->hflags & HF_CS32_MASK)) {
B
bellard 已提交
650 651 652 653 654 655 656
            /* XXX: try to avoid this test. The problem comes from the
               fact that is real mode or vm86 mode we only modify the
               'base' and 'selector' fields of the segment cache to go
               faster. A solution may be to force addseg to one in
               translate-i386.c. */
            new_hflags |= HF_ADDSEG_MASK;
        } else {
657
            new_hflags |= ((env->segs[R_DS].base |
B
bellard 已提交
658
                            env->segs[R_ES].base |
659
                            env->segs[R_SS].base) != 0) <<
B
bellard 已提交
660 661
                HF_ADDSEG_SHIFT;
        }
662
        env->hflags = (env->hflags &
B
bellard 已提交
663
                       ~(HF_SS32_MASK | HF_ADDSEG_MASK)) | new_hflags;
B
bellard 已提交
664 665 666 667 668 669 670 671 672 673 674 675 676
    }
}

/* wrapper, just in case memory mappings must be changed */
static inline void cpu_x86_set_cpl(CPUX86State *s, int cpl)
{
#if HF_CPL_MASK == 3
    s->hflags = (s->hflags & ~HF_CPL_MASK) | cpl;
#else
#error HF_CPL_MASK is hardcoded
#endif
}

677 678 679 680
/* used for debug or cpu save/restore */
void cpu_get_fp80(uint64_t *pmant, uint16_t *pexp, CPU86_LDouble f);
CPU86_LDouble cpu_set_fp80(uint64_t mant, uint16_t upper);

B
bellard 已提交
681 682 683
/* the following helpers are only usable in user mode simulation as
   they can trigger unexpected exceptions */
void cpu_x86_load_seg(CPUX86State *s, int seg_reg, int selector);
684 685
void cpu_x86_fsave(CPUX86State *s, target_ulong ptr, int data32);
void cpu_x86_frstor(CPUX86State *s, target_ulong ptr, int data32);
B
bellard 已提交
686 687 688 689

/* you can call this signal handler from your SIGBUS and SIGSEGV
   signal handlers to inform the virtual CPU of exceptions. non zero
   is returned if the signal was handled by the virtual CPU.  */
690
int cpu_x86_signal_handler(int host_signum, void *pinfo,
B
bellard 已提交
691
                           void *puc);
B
bellard 已提交
692
void cpu_x86_set_a20(CPUX86State *env, int a20_state);
B
bellard 已提交
693

B
bellard 已提交
694 695
uint64_t cpu_get_tsc(CPUX86State *env);

B
bellard 已提交
696 697
void cpu_set_apic_base(CPUX86State *env, uint64_t val);
uint64_t cpu_get_apic_base(CPUX86State *env);
B
bellard 已提交
698 699 700 701
void cpu_set_apic_tpr(CPUX86State *env, uint8_t val);
#ifndef NO_CPU_IO_DEFS
uint8_t cpu_get_apic_tpr(CPUX86State *env);
#endif
B
bellard 已提交
702
void cpu_smm_update(CPUX86State *env);
B
bellard 已提交
703

B
cleanup  
bellard 已提交
704 705 706
/* will be suppressed */
void cpu_x86_update_cr0(CPUX86State *env, uint32_t new_cr0);

B
bellard 已提交
707 708 709 710
/* used to debug */
#define X86_DUMP_FPU  0x0001 /* dump FPU state too */
#define X86_DUMP_CCOP 0x0002 /* dump qemu flag cache */

B
bellard 已提交
711 712 713 714 715 716 717 718 719
#ifdef USE_KQEMU
static inline int cpu_get_time_fast(void)
{
    int low, high;
    asm volatile("rdtsc" : "=a" (low), "=d" (high));
    return low;
}
#endif

B
bellard 已提交
720
#define TARGET_PAGE_BITS 12
721 722 723 724 725 726

#define CPUState CPUX86State
#define cpu_init cpu_x86_init
#define cpu_exec cpu_x86_exec
#define cpu_gen_code cpu_x86_gen_code
#define cpu_signal_handler cpu_x86_signal_handler
727
#define cpu_list x86_cpu_list
728

729 730
#define CPU_SAVE_VERSION 5

731 732 733 734 735 736 737 738 739
/* MMU modes definitions */
#define MMU_MODE0_SUFFIX _kernel
#define MMU_MODE1_SUFFIX _user
#define MMU_USER_IDX 1
static inline int cpu_mmu_index (CPUState *env)
{
    return (env->hflags & HF_CPL_MASK) == 3 ? 1 : 0;
}

740 741
void optimize_flags_init(void);

742 743 744 745 746 747 748
typedef struct CCTable {
    int (*compute_all)(void); /* return all the flags */
    int (*compute_c)(void);  /* return the C flag */
} CCTable;

extern CCTable cc_table[];

749 750 751
#if defined(CONFIG_USER_ONLY)
static inline void cpu_clone_regs(CPUState *env, target_ulong newsp)
{
P
pbrook 已提交
752
    if (newsp)
753 754 755 756 757
        env->regs[R_ESP] = newsp;
    env->regs[R_EAX] = 0;
}
#endif

P
pbrook 已提交
758 759
#define CPU_PC_FROM_TB(env, tb) env->eip = tb->pc - tb->cs_base

B
bellard 已提交
760 761
#include "cpu-all.h"

T
ths 已提交
762 763
#include "svm.h"

B
bellard 已提交
764
#endif /* CPU_I386_H */