apic.c 28.7 KB
Newer Older
B
bellard 已提交
1 2
/*
 *  APIC support
3
 *
B
bellard 已提交
4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
 *  Copyright (c) 2004-2005 Fabrice Bellard
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */
P
pbrook 已提交
20 21 22
#include "hw.h"
#include "pc.h"
#include "qemu-timer.h"
B
bellard 已提交
23 24

//#define DEBUG_APIC
25
//#define DEBUG_IOAPIC
B
bellard 已提交
26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

/* APIC Local Vector Table */
#define APIC_LVT_TIMER   0
#define APIC_LVT_THERMAL 1
#define APIC_LVT_PERFORM 2
#define APIC_LVT_LINT0   3
#define APIC_LVT_LINT1   4
#define APIC_LVT_ERROR   5
#define APIC_LVT_NB      6

/* APIC delivery modes */
#define APIC_DM_FIXED	0
#define APIC_DM_LOWPRI	1
#define APIC_DM_SMI	2
#define APIC_DM_NMI	4
#define APIC_DM_INIT	5
#define APIC_DM_SIPI	6
#define APIC_DM_EXTINT	7

45 46 47 48
/* APIC destination mode */
#define APIC_DESTMODE_FLAT	0xf
#define APIC_DESTMODE_CLUSTER	1

B
bellard 已提交
49 50 51 52 53 54 55 56 57 58
#define APIC_TRIGGER_EDGE  0
#define APIC_TRIGGER_LEVEL 1

#define	APIC_LVT_TIMER_PERIODIC		(1<<17)
#define	APIC_LVT_MASKED			(1<<16)
#define	APIC_LVT_LEVEL_TRIGGER		(1<<15)
#define	APIC_LVT_REMOTE_IRR		(1<<14)
#define	APIC_INPUT_POLARITY		(1<<13)
#define	APIC_SEND_PENDING		(1<<12)

59 60
#define IOAPIC_NUM_PINS			0x18

B
bellard 已提交
61 62 63 64
#define ESR_ILLEGAL_ADDRESS (1 << 7)

#define APIC_SV_ENABLE (1 << 8)

B
bellard 已提交
65 66 67
#define MAX_APICS 255
#define MAX_APIC_WORDS 8

B
bellard 已提交
68 69 70 71
typedef struct APICState {
    CPUState *cpu_env;
    uint32_t apicbase;
    uint8_t id;
72
    uint8_t arb_id;
B
bellard 已提交
73 74
    uint8_t tpr;
    uint32_t spurious_vec;
75 76
    uint8_t log_dest;
    uint8_t dest_mode;
B
bellard 已提交
77 78 79 80 81 82 83 84 85 86 87 88 89 90
    uint32_t isr[8];  /* in service register */
    uint32_t tmr[8];  /* trigger mode register */
    uint32_t irr[8]; /* interrupt request register */
    uint32_t lvt[APIC_LVT_NB];
    uint32_t esr; /* error register */
    uint32_t icr[2];

    uint32_t divide_conf;
    int count_shift;
    uint32_t initial_count;
    int64_t initial_count_load_time, next_time;
    QEMUTimer *timer;
} APICState;

91 92 93 94 95 96 97 98
struct IOAPICState {
    uint8_t id;
    uint8_t ioregsel;

    uint32_t irr;
    uint64_t ioredtbl[IOAPIC_NUM_PINS];
};

B
bellard 已提交
99
static int apic_io_memory;
B
bellard 已提交
100
static APICState *local_apics[MAX_APICS + 1];
101 102 103 104 105 106
static int last_apic_id = 0;

static void apic_init_ipi(APICState *s);
static void apic_set_irq(APICState *s, int vector_num, int trigger_mode);
static void apic_update_irq(APICState *s);

B
bellard 已提交
107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168
/* Find first bit starting from msb. Return 0 if value = 0 */
static int fls_bit(uint32_t value)
{
    unsigned int ret = 0;

#if defined(HOST_I386)
    __asm__ __volatile__ ("bsr %1, %0\n" : "+r" (ret) : "rm" (value));
    return ret;
#else
    if (value > 0xffff)
        value >>= 16, ret = 16;
    if (value > 0xff)
        value >>= 8, ret += 8;
    if (value > 0xf)
        value >>= 4, ret += 4;
    if (value > 0x3)
        value >>= 2, ret += 2;
    return ret + (value >> 1);
#endif
}

/* Find first bit starting from lsb. Return 0 if value = 0 */
static int ffs_bit(uint32_t value)
{
    unsigned int ret = 0;

#if defined(HOST_I386)
    __asm__ __volatile__ ("bsf %1, %0\n" : "+r" (ret) : "rm" (value));
    return ret;
#else
    if (!value)
        return 0;
    if (!(value & 0xffff))
        value >>= 16, ret = 16;
    if (!(value & 0xff))
        value >>= 8, ret += 8;
    if (!(value & 0xf))
        value >>= 4, ret += 4;
    if (!(value & 0x3))
        value >>= 2, ret += 2;
    if (!(value & 0x1))
        ret++;
    return ret;
#endif
}

static inline void set_bit(uint32_t *tab, int index)
{
    int i, mask;
    i = index >> 5;
    mask = 1 << (index & 0x1f);
    tab[i] |= mask;
}

static inline void reset_bit(uint32_t *tab, int index)
{
    int i, mask;
    i = index >> 5;
    mask = 1 << (index & 0x1f);
    tab[i] &= ~mask;
}

169
static void apic_local_deliver(CPUState *env, int vector)
170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199
{
    APICState *s = env->apic_state;
    uint32_t lvt = s->lvt[vector];
    int trigger_mode;

    if (lvt & APIC_LVT_MASKED)
        return;

    switch ((lvt >> 8) & 7) {
    case APIC_DM_SMI:
        cpu_interrupt(env, CPU_INTERRUPT_SMI);
        break;

    case APIC_DM_NMI:
        cpu_interrupt(env, CPU_INTERRUPT_NMI);
        break;

    case APIC_DM_EXTINT:
        cpu_interrupt(env, CPU_INTERRUPT_HARD);
        break;

    case APIC_DM_FIXED:
        trigger_mode = APIC_TRIGGER_EDGE;
        if ((vector == APIC_LVT_LINT0 || vector == APIC_LVT_LINT1) &&
            (lvt & APIC_LVT_LEVEL_TRIGGER))
            trigger_mode = APIC_TRIGGER_LEVEL;
        apic_set_irq(s, lvt & 0xff, trigger_mode);
    }
}

200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220
void apic_deliver_pic_intr(CPUState *env, int level)
{
    if (level)
        apic_local_deliver(env, APIC_LVT_LINT0);
    else {
        APICState *s = env->apic_state;
        uint32_t lvt = s->lvt[APIC_LVT_LINT0];

        switch ((lvt >> 8) & 7) {
        case APIC_DM_FIXED:
            if (!(lvt & APIC_LVT_LEVEL_TRIGGER))
                break;
            reset_bit(s->irr, lvt & 0xff);
            /* fall through */
        case APIC_DM_EXTINT:
            cpu_reset_interrupt(env, CPU_INTERRUPT_HARD);
            break;
        }
    }
}

B
bellard 已提交
221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238
#define foreach_apic(apic, deliver_bitmask, code) \
{\
    int __i, __j, __mask;\
    for(__i = 0; __i < MAX_APIC_WORDS; __i++) {\
        __mask = deliver_bitmask[__i];\
        if (__mask) {\
            for(__j = 0; __j < 32; __j++) {\
                if (__mask & (1 << __j)) {\
                    apic = local_apics[__i * 32 + __j];\
                    if (apic) {\
                        code;\
                    }\
                }\
            }\
        }\
    }\
}

239
static void apic_bus_deliver(const uint32_t *deliver_bitmask,
B
bellard 已提交
240
                             uint8_t delivery_mode,
241 242 243 244 245 246 247
                             uint8_t vector_num, uint8_t polarity,
                             uint8_t trigger_mode)
{
    APICState *apic_iter;

    switch (delivery_mode) {
        case APIC_DM_LOWPRI:
B
bellard 已提交
248
            /* XXX: search for focus processor, arbitration */
B
bellard 已提交
249 250 251 252 253 254 255 256 257 258 259 260 261 262 263
            {
                int i, d;
                d = -1;
                for(i = 0; i < MAX_APIC_WORDS; i++) {
                    if (deliver_bitmask[i]) {
                        d = i * 32 + ffs_bit(deliver_bitmask[i]);
                        break;
                    }
                }
                if (d >= 0) {
                    apic_iter = local_apics[d];
                    if (apic_iter) {
                        apic_set_irq(apic_iter, vector_num, trigger_mode);
                    }
                }
B
bellard 已提交
264
            }
B
bellard 已提交
265
            return;
B
bellard 已提交
266

267 268 269 270
        case APIC_DM_FIXED:
            break;

        case APIC_DM_SMI:
A
aurel32 已提交
271 272 273 274
            foreach_apic(apic_iter, deliver_bitmask,
                cpu_interrupt(apic_iter->cpu_env, CPU_INTERRUPT_SMI) );
            return;

275
        case APIC_DM_NMI:
A
aurel32 已提交
276 277 278
            foreach_apic(apic_iter, deliver_bitmask,
                cpu_interrupt(apic_iter->cpu_env, CPU_INTERRUPT_NMI) );
            return;
279 280 281

        case APIC_DM_INIT:
            /* normal INIT IPI sent to processors */
282
            foreach_apic(apic_iter, deliver_bitmask,
B
bellard 已提交
283
                         apic_init_ipi(apic_iter) );
284
            return;
285

286
        case APIC_DM_EXTINT:
287
            /* handled in I/O APIC code */
288 289 290 291 292 293
            break;

        default:
            return;
    }

294
    foreach_apic(apic_iter, deliver_bitmask,
B
bellard 已提交
295
                 apic_set_irq(apic_iter, vector_num, trigger_mode) );
296
}
B
bellard 已提交
297 298 299 300 301

void cpu_set_apic_base(CPUState *env, uint64_t val)
{
    APICState *s = env->apic_state;
#ifdef DEBUG_APIC
B
bellard 已提交
302
    printf("cpu_set_apic_base: %016" PRIx64 "\n", val);
B
bellard 已提交
303
#endif
304
    s->apicbase = (val & 0xfffff000) |
B
bellard 已提交
305 306 307 308 309 310 311 312 313 314 315 316 317
        (s->apicbase & (MSR_IA32_APICBASE_BSP | MSR_IA32_APICBASE_ENABLE));
    /* if disabled, cannot be enabled again */
    if (!(val & MSR_IA32_APICBASE_ENABLE)) {
        s->apicbase &= ~MSR_IA32_APICBASE_ENABLE;
        env->cpuid_features &= ~CPUID_APIC;
        s->spurious_vec &= ~APIC_SV_ENABLE;
    }
}

uint64_t cpu_get_apic_base(CPUState *env)
{
    APICState *s = env->apic_state;
#ifdef DEBUG_APIC
B
bellard 已提交
318
    printf("cpu_get_apic_base: %016" PRIx64 "\n", (uint64_t)s->apicbase);
B
bellard 已提交
319 320 321 322
#endif
    return s->apicbase;
}

B
bellard 已提交
323 324 325 326
void cpu_set_apic_tpr(CPUX86State *env, uint8_t val)
{
    APICState *s = env->apic_state;
    s->tpr = (val & 0x0f) << 4;
327
    apic_update_irq(s);
B
bellard 已提交
328 329 330 331 332 333 334 335
}

uint8_t cpu_get_apic_tpr(CPUX86State *env)
{
    APICState *s = env->apic_state;
    return s->tpr >> 4;
}

336 337 338 339 340 341 342 343 344 345 346 347
/* return -1 if no bit is set */
static int get_highest_priority_int(uint32_t *tab)
{
    int i;
    for(i = 7; i >= 0; i--) {
        if (tab[i] != 0) {
            return i * 32 + fls_bit(tab[i]);
        }
    }
    return -1;
}

B
bellard 已提交
348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363
static int apic_get_ppr(APICState *s)
{
    int tpr, isrv, ppr;

    tpr = (s->tpr >> 4);
    isrv = get_highest_priority_int(s->isr);
    if (isrv < 0)
        isrv = 0;
    isrv >>= 4;
    if (tpr >= isrv)
        ppr = s->tpr;
    else
        ppr = isrv << 4;
    return ppr;
}

364 365 366 367 368 369
static int apic_get_arb_pri(APICState *s)
{
    /* XXX: arbitration */
    return 0;
}

B
bellard 已提交
370 371 372
/* signal the CPU if an irq is pending */
static void apic_update_irq(APICState *s)
{
373 374 375
    int irrv, ppr;
    if (!(s->spurious_vec & APIC_SV_ENABLE))
        return;
B
bellard 已提交
376 377 378
    irrv = get_highest_priority_int(s->irr);
    if (irrv < 0)
        return;
379 380
    ppr = apic_get_ppr(s);
    if (ppr && (irrv & 0xf0) <= (ppr & 0xf0))
B
bellard 已提交
381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401
        return;
    cpu_interrupt(s->cpu_env, CPU_INTERRUPT_HARD);
}

static void apic_set_irq(APICState *s, int vector_num, int trigger_mode)
{
    set_bit(s->irr, vector_num);
    if (trigger_mode)
        set_bit(s->tmr, vector_num);
    else
        reset_bit(s->tmr, vector_num);
    apic_update_irq(s);
}

static void apic_eoi(APICState *s)
{
    int isrv;
    isrv = get_highest_priority_int(s->isr);
    if (isrv < 0)
        return;
    reset_bit(s->isr, isrv);
402 403
    /* XXX: send the EOI packet to the APIC bus to allow the I/O APIC to
            set the remote IRR bit for level triggered interrupts. */
B
bellard 已提交
404 405 406
    apic_update_irq(s);
}

B
bellard 已提交
407 408
static void apic_get_delivery_bitmask(uint32_t *deliver_bitmask,
                                      uint8_t dest, uint8_t dest_mode)
409 410
{
    APICState *apic_iter;
B
bellard 已提交
411
    int i;
412 413

    if (dest_mode == 0) {
B
bellard 已提交
414 415 416 417 418 419
        if (dest == 0xff) {
            memset(deliver_bitmask, 0xff, MAX_APIC_WORDS * sizeof(uint32_t));
        } else {
            memset(deliver_bitmask, 0x00, MAX_APIC_WORDS * sizeof(uint32_t));
            set_bit(deliver_bitmask, dest);
        }
420 421
    } else {
        /* XXX: cluster mode */
B
bellard 已提交
422 423 424 425 426 427 428 429 430 431 432 433 434 435
        memset(deliver_bitmask, 0x00, MAX_APIC_WORDS * sizeof(uint32_t));
        for(i = 0; i < MAX_APICS; i++) {
            apic_iter = local_apics[i];
            if (apic_iter) {
                if (apic_iter->dest_mode == 0xf) {
                    if (dest & apic_iter->log_dest)
                        set_bit(deliver_bitmask, i);
                } else if (apic_iter->dest_mode == 0x0) {
                    if ((dest & 0xf0) == (apic_iter->log_dest & 0xf0) &&
                        (dest & apic_iter->log_dest & 0x0f)) {
                        set_bit(deliver_bitmask, i);
                    }
                }
            }
436 437 438 439 440 441 442 443 444 445 446 447
        }
    }
}


static void apic_init_ipi(APICState *s)
{
    int i;

    s->tpr = 0;
    s->spurious_vec = 0xff;
    s->log_dest = 0;
B
bellard 已提交
448
    s->dest_mode = 0xf;
449 450 451
    memset(s->isr, 0, sizeof(s->isr));
    memset(s->tmr, 0, sizeof(s->tmr));
    memset(s->irr, 0, sizeof(s->irr));
452 453
    for(i = 0; i < APIC_LVT_NB; i++)
        s->lvt[i] = 1 << 16; /* mask LVT */
454 455 456 457 458 459 460 461 462
    s->esr = 0;
    memset(s->icr, 0, sizeof(s->icr));
    s->divide_conf = 0;
    s->count_shift = 0;
    s->initial_count = 0;
    s->initial_count_load_time = 0;
    s->next_time = 0;
}

B
bellard 已提交
463 464 465 466
/* send a SIPI message to the CPU to start it */
static void apic_startup(APICState *s, int vector_num)
{
    CPUState *env = s->cpu_env;
B
bellard 已提交
467
    if (!env->halted)
B
bellard 已提交
468 469
        return;
    env->eip = 0;
470
    cpu_x86_load_seg_cache(env, R_CS, vector_num << 8, vector_num << 12,
B
bellard 已提交
471
                           0xffff, 0);
B
bellard 已提交
472
    env->halted = 0;
B
bellard 已提交
473 474
}

475 476 477 478
static void apic_deliver(APICState *s, uint8_t dest, uint8_t dest_mode,
                         uint8_t delivery_mode, uint8_t vector_num,
                         uint8_t polarity, uint8_t trigger_mode)
{
B
bellard 已提交
479
    uint32_t deliver_bitmask[MAX_APIC_WORDS];
480 481 482
    int dest_shorthand = (s->icr[0] >> 18) & 3;
    APICState *apic_iter;

B
bellard 已提交
483
    switch (dest_shorthand) {
B
bellard 已提交
484 485 486 487 488 489 490 491 492 493 494 495 496 497
    case 0:
        apic_get_delivery_bitmask(deliver_bitmask, dest, dest_mode);
        break;
    case 1:
        memset(deliver_bitmask, 0x00, sizeof(deliver_bitmask));
        set_bit(deliver_bitmask, s->id);
        break;
    case 2:
        memset(deliver_bitmask, 0xff, sizeof(deliver_bitmask));
        break;
    case 3:
        memset(deliver_bitmask, 0xff, sizeof(deliver_bitmask));
        reset_bit(deliver_bitmask, s->id);
        break;
B
bellard 已提交
498 499
    }

500 501 502 503 504 505
    switch (delivery_mode) {
        case APIC_DM_INIT:
            {
                int trig_mode = (s->icr[0] >> 15) & 1;
                int level = (s->icr[0] >> 14) & 1;
                if (level == 0 && trig_mode == 1) {
506
                    foreach_apic(apic_iter, deliver_bitmask,
B
bellard 已提交
507
                                 apic_iter->arb_id = apic_iter->id );
508 509 510 511 512 513
                    return;
                }
            }
            break;

        case APIC_DM_SIPI:
514
            foreach_apic(apic_iter, deliver_bitmask,
B
bellard 已提交
515
                         apic_startup(apic_iter, vector_num) );
516 517 518 519 520 521 522
            return;
    }

    apic_bus_deliver(deliver_bitmask, delivery_mode, vector_num, polarity,
                     trigger_mode);
}

B
bellard 已提交
523 524 525 526 527 528 529 530 531 532 533
int apic_get_interrupt(CPUState *env)
{
    APICState *s = env->apic_state;
    int intno;

    /* if the APIC is installed or enabled, we let the 8259 handle the
       IRQs */
    if (!s)
        return -1;
    if (!(s->spurious_vec & APIC_SV_ENABLE))
        return -1;
534

B
bellard 已提交
535 536 537 538
    /* XXX: spurious IRQ handling */
    intno = get_highest_priority_int(s->irr);
    if (intno < 0)
        return -1;
539 540
    if (s->tpr && intno <= s->tpr)
        return s->spurious_vec & 0xff;
541
    reset_bit(s->irr, intno);
B
bellard 已提交
542 543 544 545 546
    set_bit(s->isr, intno);
    apic_update_irq(s);
    return intno;
}

547 548 549 550 551 552 553 554 555 556
int apic_accept_pic_intr(CPUState *env)
{
    APICState *s = env->apic_state;
    uint32_t lvt0;

    if (!s)
        return -1;

    lvt0 = s->lvt[APIC_LVT_LINT0];

557 558
    if ((s->apicbase & MSR_IA32_APICBASE_ENABLE) == 0 ||
        (lvt0 & APIC_LVT_MASKED) == 0)
559 560 561 562 563
        return 1;

    return 0;
}

B
bellard 已提交
564 565 566 567
static uint32_t apic_get_current_count(APICState *s)
{
    int64_t d;
    uint32_t val;
568
    d = (qemu_get_clock(vm_clock) - s->initial_count_load_time) >>
B
bellard 已提交
569 570 571
        s->count_shift;
    if (s->lvt[APIC_LVT_TIMER] & APIC_LVT_TIMER_PERIODIC) {
        /* periodic */
572
        val = s->initial_count - (d % ((uint64_t)s->initial_count + 1));
B
bellard 已提交
573 574 575 576 577 578 579 580 581 582 583 584
    } else {
        if (d >= s->initial_count)
            val = 0;
        else
            val = s->initial_count - d;
    }
    return val;
}

static void apic_timer_update(APICState *s, int64_t current_time)
{
    int64_t next_time, d;
585

B
bellard 已提交
586
    if (!(s->lvt[APIC_LVT_TIMER] & APIC_LVT_MASKED)) {
587
        d = (current_time - s->initial_count_load_time) >>
B
bellard 已提交
588 589
            s->count_shift;
        if (s->lvt[APIC_LVT_TIMER] & APIC_LVT_TIMER_PERIODIC) {
590 591
            if (!s->initial_count)
                goto no_timer;
592
            d = ((d / ((uint64_t)s->initial_count + 1)) + 1) * ((uint64_t)s->initial_count + 1);
B
bellard 已提交
593 594 595
        } else {
            if (d >= s->initial_count)
                goto no_timer;
596
            d = (uint64_t)s->initial_count + 1;
B
bellard 已提交
597 598 599 600 601 602 603 604 605 606 607 608 609 610
        }
        next_time = s->initial_count_load_time + (d << s->count_shift);
        qemu_mod_timer(s->timer, next_time);
        s->next_time = next_time;
    } else {
    no_timer:
        qemu_del_timer(s->timer);
    }
}

static void apic_timer(void *opaque)
{
    APICState *s = opaque;

611
    apic_local_deliver(s->cpu_env, APIC_LVT_TIMER);
B
bellard 已提交
612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655
    apic_timer_update(s, s->next_time);
}

static uint32_t apic_mem_readb(void *opaque, target_phys_addr_t addr)
{
    return 0;
}

static uint32_t apic_mem_readw(void *opaque, target_phys_addr_t addr)
{
    return 0;
}

static void apic_mem_writeb(void *opaque, target_phys_addr_t addr, uint32_t val)
{
}

static void apic_mem_writew(void *opaque, target_phys_addr_t addr, uint32_t val)
{
}

static uint32_t apic_mem_readl(void *opaque, target_phys_addr_t addr)
{
    CPUState *env;
    APICState *s;
    uint32_t val;
    int index;

    env = cpu_single_env;
    if (!env)
        return 0;
    s = env->apic_state;

    index = (addr >> 4) & 0xff;
    switch(index) {
    case 0x02: /* id */
        val = s->id << 24;
        break;
    case 0x03: /* version */
        val = 0x11 | ((APIC_LVT_NB - 1) << 16); /* version 0x11 */
        break;
    case 0x08:
        val = s->tpr;
        break;
656 657 658
    case 0x09:
        val = apic_get_arb_pri(s);
        break;
B
bellard 已提交
659 660 661 662
    case 0x0a:
        /* ppr */
        val = apic_get_ppr(s);
        break;
A
aurel32 已提交
663 664 665
    case 0x0b:
        val = 0;
        break;
666 667 668 669 670 671
    case 0x0d:
        val = s->log_dest << 24;
        break;
    case 0x0e:
        val = s->dest_mode << 28;
        break;
B
bellard 已提交
672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690
    case 0x0f:
        val = s->spurious_vec;
        break;
    case 0x10 ... 0x17:
        val = s->isr[index & 7];
        break;
    case 0x18 ... 0x1f:
        val = s->tmr[index & 7];
        break;
    case 0x20 ... 0x27:
        val = s->irr[index & 7];
        break;
    case 0x28:
        val = s->esr;
        break;
    case 0x30:
    case 0x31:
        val = s->icr[index & 1];
        break;
B
bellard 已提交
691 692 693
    case 0x32 ... 0x37:
        val = s->lvt[index - 0x32];
        break;
B
bellard 已提交
694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733
    case 0x38:
        val = s->initial_count;
        break;
    case 0x39:
        val = apic_get_current_count(s);
        break;
    case 0x3e:
        val = s->divide_conf;
        break;
    default:
        s->esr |= ESR_ILLEGAL_ADDRESS;
        val = 0;
        break;
    }
#ifdef DEBUG_APIC
    printf("APIC read: %08x = %08x\n", (uint32_t)addr, val);
#endif
    return val;
}

static void apic_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)
{
    CPUState *env;
    APICState *s;
    int index;

    env = cpu_single_env;
    if (!env)
        return;
    s = env->apic_state;

#ifdef DEBUG_APIC
    printf("APIC write: %08x = %08x\n", (uint32_t)addr, val);
#endif

    index = (addr >> 4) & 0xff;
    switch(index) {
    case 0x02:
        s->id = (val >> 24);
        break;
B
bellard 已提交
734 735
    case 0x03:
        break;
B
bellard 已提交
736 737
    case 0x08:
        s->tpr = val;
738
        apic_update_irq(s);
B
bellard 已提交
739
        break;
B
bellard 已提交
740 741 742
    case 0x09:
    case 0x0a:
        break;
B
bellard 已提交
743 744 745
    case 0x0b: /* EOI */
        apic_eoi(s);
        break;
746 747 748 749 750 751
    case 0x0d:
        s->log_dest = val >> 24;
        break;
    case 0x0e:
        s->dest_mode = val >> 28;
        break;
B
bellard 已提交
752 753
    case 0x0f:
        s->spurious_vec = val & 0x1ff;
754
        apic_update_irq(s);
B
bellard 已提交
755
        break;
B
bellard 已提交
756 757 758 759 760
    case 0x10 ... 0x17:
    case 0x18 ... 0x1f:
    case 0x20 ... 0x27:
    case 0x28:
        break;
B
bellard 已提交
761
    case 0x30:
762 763 764 765 766
        s->icr[0] = val;
        apic_deliver(s, (s->icr[1] >> 24) & 0xff, (s->icr[0] >> 11) & 1,
                     (s->icr[0] >> 8) & 7, (s->icr[0] & 0xff),
                     (s->icr[0] >> 14) & 1, (s->icr[0] >> 15) & 1);
        break;
B
bellard 已提交
767
    case 0x31:
768
        s->icr[1] = val;
B
bellard 已提交
769 770 771 772 773 774 775 776 777 778 779 780 781 782
        break;
    case 0x32 ... 0x37:
        {
            int n = index - 0x32;
            s->lvt[n] = val;
            if (n == APIC_LVT_TIMER)
                apic_timer_update(s, qemu_get_clock(vm_clock));
        }
        break;
    case 0x38:
        s->initial_count = val;
        s->initial_count_load_time = qemu_get_clock(vm_clock);
        apic_timer_update(s, s->initial_count_load_time);
        break;
B
bellard 已提交
783 784
    case 0x39:
        break;
B
bellard 已提交
785 786 787 788 789 790 791 792 793 794 795 796 797 798
    case 0x3e:
        {
            int v;
            s->divide_conf = val & 0xb;
            v = (s->divide_conf & 3) | ((s->divide_conf >> 1) & 4);
            s->count_shift = (v + 1) & 7;
        }
        break;
    default:
        s->esr |= ESR_ILLEGAL_ADDRESS;
        break;
    }
}

799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822
static void apic_save(QEMUFile *f, void *opaque)
{
    APICState *s = opaque;
    int i;

    qemu_put_be32s(f, &s->apicbase);
    qemu_put_8s(f, &s->id);
    qemu_put_8s(f, &s->arb_id);
    qemu_put_8s(f, &s->tpr);
    qemu_put_be32s(f, &s->spurious_vec);
    qemu_put_8s(f, &s->log_dest);
    qemu_put_8s(f, &s->dest_mode);
    for (i = 0; i < 8; i++) {
        qemu_put_be32s(f, &s->isr[i]);
        qemu_put_be32s(f, &s->tmr[i]);
        qemu_put_be32s(f, &s->irr[i]);
    }
    for (i = 0; i < APIC_LVT_NB; i++) {
        qemu_put_be32s(f, &s->lvt[i]);
    }
    qemu_put_be32s(f, &s->esr);
    qemu_put_be32s(f, &s->icr[0]);
    qemu_put_be32s(f, &s->icr[1]);
    qemu_put_be32s(f, &s->divide_conf);
823
    qemu_put_be32(f, s->count_shift);
824
    qemu_put_be32s(f, &s->initial_count);
825 826
    qemu_put_be64(f, s->initial_count_load_time);
    qemu_put_be64(f, s->next_time);
B
bellard 已提交
827 828

    qemu_put_timer(f, s->timer);
829 830 831 832 833 834 835
}

static int apic_load(QEMUFile *f, void *opaque, int version_id)
{
    APICState *s = opaque;
    int i;

B
bellard 已提交
836
    if (version_id > 2)
837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858
        return -EINVAL;

    /* XXX: what if the base changes? (registered memory regions) */
    qemu_get_be32s(f, &s->apicbase);
    qemu_get_8s(f, &s->id);
    qemu_get_8s(f, &s->arb_id);
    qemu_get_8s(f, &s->tpr);
    qemu_get_be32s(f, &s->spurious_vec);
    qemu_get_8s(f, &s->log_dest);
    qemu_get_8s(f, &s->dest_mode);
    for (i = 0; i < 8; i++) {
        qemu_get_be32s(f, &s->isr[i]);
        qemu_get_be32s(f, &s->tmr[i]);
        qemu_get_be32s(f, &s->irr[i]);
    }
    for (i = 0; i < APIC_LVT_NB; i++) {
        qemu_get_be32s(f, &s->lvt[i]);
    }
    qemu_get_be32s(f, &s->esr);
    qemu_get_be32s(f, &s->icr[0]);
    qemu_get_be32s(f, &s->icr[1]);
    qemu_get_be32s(f, &s->divide_conf);
859
    s->count_shift=qemu_get_be32(f);
860
    qemu_get_be32s(f, &s->initial_count);
861 862
    s->initial_count_load_time=qemu_get_be64(f);
    s->next_time=qemu_get_be64(f);
B
bellard 已提交
863 864 865

    if (version_id >= 2)
        qemu_get_timer(f, s->timer);
866 867
    return 0;
}
B
bellard 已提交
868

869 870 871 872
static void apic_reset(void *opaque)
{
    APICState *s = opaque;
    apic_init_ipi(s);
873

874 875 876 877 878 879 880 881
    if (s->id == 0) {
        /*
         * LINT0 delivery mode on CPU #0 is set to ExtInt at initialization
         * time typically by BIOS, so PIC interrupt can be delivered to the
         * processor when local APIC is enabled.
         */
        s->lvt[APIC_LVT_LINT0] = 0x700;
    }
882
}
B
bellard 已提交
883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899

static CPUReadMemoryFunc *apic_mem_read[3] = {
    apic_mem_readb,
    apic_mem_readw,
    apic_mem_readl,
};

static CPUWriteMemoryFunc *apic_mem_write[3] = {
    apic_mem_writeb,
    apic_mem_writew,
    apic_mem_writel,
};

int apic_init(CPUState *env)
{
    APICState *s;

B
bellard 已提交
900 901
    if (last_apic_id >= MAX_APICS)
        return -1;
902
    s = qemu_mallocz(sizeof(APICState));
B
bellard 已提交
903 904 905
    if (!s)
        return -1;
    env->apic_state = s;
906
    s->id = last_apic_id++;
907
    env->cpuid_apic_id = s->id;
B
bellard 已提交
908
    s->cpu_env = env;
909
    s->apicbase = 0xfee00000 |
910
        (s->id ? 0 : MSR_IA32_APICBASE_BSP) | MSR_IA32_APICBASE_ENABLE;
B
bellard 已提交
911

912
    apic_reset(s);
913

914
    /* XXX: mapping more APICs at the same memory location */
B
bellard 已提交
915 916 917
    if (apic_io_memory == 0) {
        /* NOTE: the APIC is directly connected to the CPU - it is not
           on the global memory bus. */
918
        apic_io_memory = cpu_register_io_memory(0, apic_mem_read,
B
bellard 已提交
919
                                                apic_mem_write, NULL);
920 921
        cpu_register_physical_memory(s->apicbase & ~0xfff, 0x1000,
                                     apic_io_memory);
B
bellard 已提交
922 923
    }
    s->timer = qemu_new_timer(vm_clock, apic_timer, s);
924

925
    register_savevm("apic", s->id, 2, apic_save, apic_load, s);
926
    qemu_register_reset(apic_reset, s);
927

B
bellard 已提交
928
    local_apics[s->id] = s;
929 930 931 932 933
    return 0;
}

static void ioapic_service(IOAPICState *s)
{
934 935
    uint8_t i;
    uint8_t trig_mode;
936
    uint8_t vector;
937
    uint8_t delivery_mode;
938 939 940 941
    uint32_t mask;
    uint64_t entry;
    uint8_t dest;
    uint8_t dest_mode;
942
    uint8_t polarity;
B
bellard 已提交
943
    uint32_t deliver_bitmask[MAX_APIC_WORDS];
944

945 946
    for (i = 0; i < IOAPIC_NUM_PINS; i++) {
        mask = 1 << i;
947
        if (s->irr & mask) {
948
            entry = s->ioredtbl[i];
949
            if (!(entry & APIC_LVT_MASKED)) {
950
                trig_mode = ((entry >> 15) & 1);
951 952
                dest = entry >> 56;
                dest_mode = (entry >> 11) & 1;
953 954 955 956 957 958 959 960
                delivery_mode = (entry >> 8) & 7;
                polarity = (entry >> 13) & 1;
                if (trig_mode == APIC_TRIGGER_EDGE)
                    s->irr &= ~mask;
                if (delivery_mode == APIC_DM_EXTINT)
                    vector = pic_read_irq(isa_pic);
                else
                    vector = entry & 0xff;
961

B
bellard 已提交
962
                apic_get_delivery_bitmask(deliver_bitmask, dest, dest_mode);
963
                apic_bus_deliver(deliver_bitmask, delivery_mode,
B
bellard 已提交
964
                                 vector, polarity, trig_mode);
965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092
            }
        }
    }
}

void ioapic_set_irq(void *opaque, int vector, int level)
{
    IOAPICState *s = opaque;

    if (vector >= 0 && vector < IOAPIC_NUM_PINS) {
        uint32_t mask = 1 << vector;
        uint64_t entry = s->ioredtbl[vector];

        if ((entry >> 15) & 1) {
            /* level triggered */
            if (level) {
                s->irr |= mask;
                ioapic_service(s);
            } else {
                s->irr &= ~mask;
            }
        } else {
            /* edge triggered */
            if (level) {
                s->irr |= mask;
                ioapic_service(s);
            }
        }
    }
}

static uint32_t ioapic_mem_readl(void *opaque, target_phys_addr_t addr)
{
    IOAPICState *s = opaque;
    int index;
    uint32_t val = 0;

    addr &= 0xff;
    if (addr == 0x00) {
        val = s->ioregsel;
    } else if (addr == 0x10) {
        switch (s->ioregsel) {
            case 0x00:
                val = s->id << 24;
                break;
            case 0x01:
                val = 0x11 | ((IOAPIC_NUM_PINS - 1) << 16); /* version 0x11 */
                break;
            case 0x02:
                val = 0;
                break;
            default:
                index = (s->ioregsel - 0x10) >> 1;
                if (index >= 0 && index < IOAPIC_NUM_PINS) {
                    if (s->ioregsel & 1)
                        val = s->ioredtbl[index] >> 32;
                    else
                        val = s->ioredtbl[index] & 0xffffffff;
                }
        }
#ifdef DEBUG_IOAPIC
        printf("I/O APIC read: %08x = %08x\n", s->ioregsel, val);
#endif
    }
    return val;
}

static void ioapic_mem_writel(void *opaque, target_phys_addr_t addr, uint32_t val)
{
    IOAPICState *s = opaque;
    int index;

    addr &= 0xff;
    if (addr == 0x00)  {
        s->ioregsel = val;
        return;
    } else if (addr == 0x10) {
#ifdef DEBUG_IOAPIC
        printf("I/O APIC write: %08x = %08x\n", s->ioregsel, val);
#endif
        switch (s->ioregsel) {
            case 0x00:
                s->id = (val >> 24) & 0xff;
                return;
            case 0x01:
            case 0x02:
                return;
            default:
                index = (s->ioregsel - 0x10) >> 1;
                if (index >= 0 && index < IOAPIC_NUM_PINS) {
                    if (s->ioregsel & 1) {
                        s->ioredtbl[index] &= 0xffffffff;
                        s->ioredtbl[index] |= (uint64_t)val << 32;
                    } else {
                        s->ioredtbl[index] &= ~0xffffffffULL;
                        s->ioredtbl[index] |= val;
                    }
                    ioapic_service(s);
                }
        }
    }
}

static void ioapic_save(QEMUFile *f, void *opaque)
{
    IOAPICState *s = opaque;
    int i;

    qemu_put_8s(f, &s->id);
    qemu_put_8s(f, &s->ioregsel);
    for (i = 0; i < IOAPIC_NUM_PINS; i++) {
        qemu_put_be64s(f, &s->ioredtbl[i]);
    }
}

static int ioapic_load(QEMUFile *f, void *opaque, int version_id)
{
    IOAPICState *s = opaque;
    int i;

    if (version_id != 1)
        return -EINVAL;

    qemu_get_8s(f, &s->id);
    qemu_get_8s(f, &s->ioregsel);
    for (i = 0; i < IOAPIC_NUM_PINS; i++) {
        qemu_get_be64s(f, &s->ioredtbl[i]);
    }
B
bellard 已提交
1093 1094
    return 0;
}
1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122

static void ioapic_reset(void *opaque)
{
    IOAPICState *s = opaque;
    int i;

    memset(s, 0, sizeof(*s));
    for(i = 0; i < IOAPIC_NUM_PINS; i++)
        s->ioredtbl[i] = 1 << 16; /* mask LVT */
}

static CPUReadMemoryFunc *ioapic_mem_read[3] = {
    ioapic_mem_readl,
    ioapic_mem_readl,
    ioapic_mem_readl,
};

static CPUWriteMemoryFunc *ioapic_mem_write[3] = {
    ioapic_mem_writel,
    ioapic_mem_writel,
    ioapic_mem_writel,
};

IOAPICState *ioapic_init(void)
{
    IOAPICState *s;
    int io_memory;

1123
    s = qemu_mallocz(sizeof(IOAPICState));
1124 1125 1126 1127 1128
    if (!s)
        return NULL;
    ioapic_reset(s);
    s->id = last_apic_id++;

1129
    io_memory = cpu_register_io_memory(0, ioapic_mem_read,
1130 1131 1132 1133 1134
                                       ioapic_mem_write, s);
    cpu_register_physical_memory(0xfec00000, 0x1000, io_memory);

    register_savevm("ioapic", 0, 1, ioapic_save, ioapic_load, s);
    qemu_register_reset(ioapic_reset, s);
1135

1136 1137
    return s;
}