1. 21 11月, 2007 14 次提交
  2. 18 11月, 2007 3 次提交
  3. 17 11月, 2007 1 次提交
  4. 18 11月, 2007 1 次提交
  5. 17 11月, 2007 1 次提交
    • M
      Blackfin arch: Add assembly function insl_16 · 5c91fb90
      Michael Hennerich 提交于
      /*
       * CPUs often take a performance hit when accessing unaligned memory
       * locations. The actual performance hit varies, it can be small if the
       * hardware handles it or large if we have to take an exception and fix
       * it
       * in software.
       *
       * Since an ethernet header is 14 bytes network drivers often end up
       * with
       * the IP header at an unaligned offset. The IP header can be aligned by
       * shifting the start of the packet by 2 bytes. Drivers should do this
       * with:
       *
       * skb_reserve(NET_IP_ALIGN);
       *
       * The downside to this alignment of the IP header is that the DMA is
       * now
       * unaligned. On some architectures the cost of an unaligned DMA is high
       * and this cost outweighs the gains made by aligning the IP header.
       *
       * Since this trade off varies between architectures, we allow
       * NET_IP_ALIGN
       * to be overridden.
       */
      
      This new function insl_16 allows to read form 32-bit IO and writes to
      16-bit aligned memory. This is useful in above described scenario -
      In particular with the AXIS AX88180 Gigabit Ethernet MAC.
      Once the device is in 32-bit mode, reads from the RX FIFO always
      decrements 4bytes.
      While on the other side the destination address in SDRAM is always
      16-bit aligned.
      If we use skb_reserve(0) the receive buffer is 32-bit aligned but later
      we hit a unaligned exception in the IP code.
      Signed-off-by: NMichael Hennerich <michael.hennerich@analog.com>
      Signed-off-by: NBryan Wu <bryan.wu@analog.com>
      5c91fb90
  6. 23 11月, 2007 1 次提交
  7. 17 11月, 2007 2 次提交
  8. 18 11月, 2007 1 次提交
  9. 17 11月, 2007 1 次提交
  10. 15 11月, 2007 5 次提交
  11. 22 11月, 2007 1 次提交
  12. 15 11月, 2007 5 次提交
  13. 21 11月, 2007 1 次提交
  14. 23 11月, 2007 1 次提交
  15. 15 11月, 2007 2 次提交