Skip to content

K
Kernel

openeuler / Kernel
大约 1 年 前同步成功

通知 5
Star 0
Fork 0
K
Kernel

体验新版 GitCode，发现更多精彩内容 >>

切换分支/标签
  1. 06 7月, 2005 2 次提交
  3. 05 7月, 2005 6 次提交
    • D
      [SPARC64]: Fix IRQ retry interval timer value on sparc64 PCI controllers. · 864ae180
      由 David S. Miller 提交于 
      Use '5' instead of 'infinity'.
Signed-off-by: NDavid S. Miller <davem@davemloft.net>
      864ae180
    • D
      [SPARC64]: Small Schizo PCI controller programming tweaks. · 9fba62a5
      由 David S. Miller 提交于 
      Use macro instead of magic value for Tomatillo discard-
timeout interrupt enable register bit.

Leave OBP programming PTO value unless Tomatillo and
version >= 0x2.

If no-bus-parking property is present, explicitly clear
PCICTRL_PARK bit.
Signed-off-by: NDavid S. Miller <davem@davemloft.net>
      9fba62a5
    • D
      [SPARC64]: Do proper DMA IRQ syncing on Tomatillo · bb6743f4
      由 David S. Miller 提交于 
      This was the main impetus behind adding the PCI IRQ shim.

In order to properly order DMA writes wrt. interrupts, you have to
write to a PCI controller register, then poll for that bit clearing.
There is one bit for each interrupt source, and setting this register
bit tells Tomatillo to drain all pending DMA from that device.

Furthermore, Tomatillo's with revision less than 4 require us to do a
block store due to some memory transaction ordering issues it has on
JBUS.
Signed-off-by: NDavid S. Miller <davem@davemloft.net>
      bb6743f4
    • D
      [SPARC64]: Add support for IRQ pre-handlers. · 088dd1f8
      由 David S. Miller 提交于 
      This allows a PCI controller to shim into IRQ delivery
so that DMA queues can be drained, if necessary.

If some bus specific code needs to run before an IRQ
handler is invoked, the bus driver simply needs to setup
the function pointer in bucket->irq_info->pre_handler and
the two args bucket->irq_info->pre_handler_arg[12].

The Schizo PCI driver is converted over to use a pre-handler
for the DMA write-sync processing it needs when a device
is behind a PCI->PCI bus deeper than the top-level APB
bridges.

While we're here, clean up all of the action allocation
and handling.  Now, we allocate the irqaction as part of
the bucket->irq_info area.  There is an array of 4 irqaction
(for PCI irq sharing) and a bitmask saying which entries
are active.

The bucket->irq_info is allocated at build_irq() time, not
at request_irq() time.  This simplifies request_irq() and
free_irq() tremendously.

The SMP dynamic IRQ retargetting code got removed in this
change too.  It was disabled for a few months now, and we
can resurrect it in the future if we want.
Signed-off-by: NDavid S. Miller <davem@davemloft.net>
      088dd1f8
    • C
      [SPARC]: bpp: remove sleep_on usage · 06326e40
      由 Christoph Hellwig 提交于 
      Use schedule_timeout() instead of sleep_on + timer.  Totally untested
due to lack of hardware, but the changes are rather trivial.
Signed-off-by: NDavid S. Miller <davem@davemloft.net>
      06326e40
    • R
      [SPARC64/COMPAT]: Add some compat ioctl for ppdev · e7270dec
      由 Raphael Assenat 提交于 
      The following patch adds some ioctls to include/linux/compat_ioctl.h
to allow using ppdev from the 32 bit user space on sparc64.

This patch also adds the PPDEV option in the sparc64 menu, near Parallel
printer support in the 'General machine setup' submenu.

All those ioctls seem to be compatible, since (correct me if I'm wrong)
they dont use the 'long' type. See include/linux/ppdev.h.

The application I used to test the new ioctls only used the following:
PPEXCL
PPCLAIM
PPNEGOT
PPGETMODES
PPRCONTROL
PPWCONTROL
PPDATADIR
PPWDATA
PPRDATA

But I beleive that the other ioctls will work fine.
Signed-off-by: NDavid S. Miller <davem@davemloft.net>
      e7270dec
  5. 04 7月, 2005 9 次提交
  7. 03 7月, 2005 18 次提交
  9. 02 7月, 2005 5 次提交