- 19 7月, 2018 1 次提交
-
-
由 Corentin Labbe 提交于
ddress-cells/size-cells is unnecessary for dwmac-sun8i node. It was in early days, but since a mdio node is used, it could be removed. This patch fix the following DT warning: Warning (avoid_unnecessary_addr_size): /soc/ethernet@1c50000: unnecessary #address-cells/#size-cells without "ranges" or child "reg" property Signed-off-by: NCorentin Labbe <clabbe@baylibre.com> Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
- 11 7月, 2018 12 次提交
-
-
由 Paul Kocialkowski 提交于
This adds a SRAM controller node for the H3, with support for the C1 SRAM region that is shared between the Video Engine and the CPU. Signed-off-by: NPaul Kocialkowski <paul.kocialkowski@bootlin.com> [Maxime: Fixed the compatible and commit prefix] Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
由 Maxime Ripard 提交于
This adds a SRAM controller node for the A23 and A33, with support for the C1 SRAM region that is shared between the Video Engine and the CPU. Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com> Signed-off-by: NPaul Kocialkowski <paul.kocialkowski@bootlin.com> [Maxime: Fixed the prefix and the compatibles] Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
由 Maxime Ripard 提交于
This adds support for the C1 SRAM region (to be used with the SRAM controller driver) for the A20 platform. The region is shared between the Video Engine and the CPU. Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com> Signed-off-by: NPaul Kocialkowski <paul.kocialkowski@bootlin.com> [Maxime: Fixed the SRAM C size] Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
由 Maxime Ripard 提交于
This adds support for the C1 SRAM region (to be used with the SRAM controller driver) for sun5i-based platforms. The region is shared between the Video Engine and the CPU. Reviewed-by: NChen-Yu Tsai <wens@csie.org> Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com> Signed-off-by: NPaul Kocialkowski <paul.kocialkowski@bootlin.com> [Maxime: Fixed the SRAM C size to take the C2 and C3 SRAM into account] Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
由 Paul Kocialkowski 提交于
This switches the sun7i-a20 dtsi to use the most qualified compatibles for the system-control block (previously named SRAM controller) as well as the SRAM blocks. The sun4i-a10 compatibles are kept since these hardware blocks are backward-compatible. The node name for system control is also updated to reflect the fact that the controller described is really about system control rather than SRAM control. Signed-off-by: NPaul Kocialkowski <paul.kocialkowski@bootlin.com> Reviewed-by: NChen-Yu Tsai <wens@csie.org> Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
由 Paul Kocialkowski 提交于
This switches the sun5i dtsi to use the most qualified compatibles for the system-control block (previously named SRAM controller) as well as the SRAM blocks. The node name for system control is also updated to reflect the fact that the controller described is really about system control rather than SRAM control. Signed-off-by: NPaul Kocialkowski <paul.kocialkowski@bootlin.com> [Maxime: Removed the A10 compatible for the driver] Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
由 Paul Kocialkowski 提交于
This switches the sun4i-a10 dtsi to use the new compatible for the system-control block (previously named SRAM controller) instead of the deprecated one. The node name is also updated to reflect the fact that the controller described is really about system control rather than SRAM control. Signed-off-by: NPaul Kocialkowski <paul.kocialkowski@bootlin.com> [Maxime: Amended the commit message] Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
由 Jernej Skrabec 提交于
R40 has 4 TCONs, but only 2 of them can receive some kind of output at the same time. Let's disable them by default, so only those which are really connected on board can be enabled in board dts file. Reviewed-by: NChen-Yu Tsai <wens@csie.org> Signed-off-by: NJernej Skrabec <jernej.skrabec@siol.net> Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
由 Jernej Skrabec 提交于
Current R40 is missing some graph connections between TCON TOP and TCONs. Add them. Fixes: 05a43a26 ("ARM: dts: sun8i: r40: Add HDMI pipeline") Reviewed-by: NChen-Yu Tsai <wens@csie.org> Signed-off-by: NJernej Skrabec <jernej.skrabec@siol.net> Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
由 Jernej Skrabec 提交于
A83T and R40 TCON TV are very similar. However, R40 TCON TV is wired differently, which makes it incompatible with A83T TCON TV. Because of that, remove fallback A83T TCON TV compatible. Fixes: 05a43a26 ("ARM: dts: sun8i: r40: Add HDMI pipeline") Reviewed-by: NChen-Yu Tsai <wens@csie.org> Signed-off-by: NJernej Skrabec <jernej.skrabec@siol.net> Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
由 Jernej Skrabec 提交于
sun4i-drm DT binding, second paragraph of the first section says: For all connections between components up to the TCONs in the display pipeline, when there are multiple components of the same type at the same depth, the local endpoint ID must be the same as the remote component's index. Add mixer ids in R40 DT as mandated by DT binding. Fixes: 05a43a26 ("ARM: dts: sun8i: r40: Add HDMI pipeline") Reviewed-by: NChen-Yu Tsai <wens@csie.org> Signed-off-by: NJernej Skrabec <jernej.skrabec@siol.net> Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
由 Jernej Skrabec 提交于
R40 has pretty unique display pipeline. Because of that, H3 display engine compatible fallback should be removed. Fixes: 05a43a26 ("ARM: dts: sun8i: r40: Add HDMI pipeline") Reviewed-by: NChen-Yu Tsai <wens@csie.org> Signed-off-by: NJernej Skrabec <jernej.skrabec@siol.net> Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
- 28 6月, 2018 3 次提交
-
-
由 Chen-Yu Tsai 提交于
The OPPs for the A83T CPU cores were added in v4.17 in commit 2db639d8 ("ARM: dts: sun8i: a83t: add stable OPP tables and CPUfreq"), but board level regulator supplies for the CPU clusters were only added for the TBS-A711 tablet. This means the other A83T boards do not benefit from voltage scaling, or worse, if the implementation does not scale the frequency when the voltage is fixed, no benefit at all. Add board level CPU cluster power supplies to all the A83T development boards, so they can have proper dynamic CPU voltage and frequency scaling. Signed-off-by: NChen-Yu Tsai <wens@csie.org> Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
由 Jernej Skrabec 提交于
Since HDMI can be considered as main output, most capable mixer is connected to it (mixer0). Signed-off-by: NJernej Skrabec <jernej.skrabec@siol.net> Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
由 Jernej Skrabec 提交于
Add all entries needed for HDMI to function properly. Since R40 has highly configurable pipeline, both mixers and both TCON TVs are added. Board specific DT should then connect them together trough TCON TOP muxers to best fit the purpose of the board. Signed-off-by: NJernej Skrabec <jernej.skrabec@siol.net> Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
- 18 6月, 2018 1 次提交
-
-
由 Viresh Kumar 提交于
The cooling device properties, like "#cooling-cells" and "dynamic-power-coefficient", should either be present for all the CPUs of a cluster or none. If these are present only for a subset of CPUs of a cluster then things will start falling apart as soon as the CPUs are brought online in a different order. For example, this will happen because the operating system looks for such properties in the CPU node it is trying to bring up, so that it can register a cooling device. Add such missing properties. Fix other missing properties (clocks, OPP, clock latency) as well to make it all work. Signed-off-by: NViresh Kumar <viresh.kumar@linaro.org> Signed-off-by: NMaxime Ripard <maxime.ripard@bootlin.com>
-
- 15 6月, 2018 1 次提交
-
-
由 Dmitry Vyukov 提交于
KCOV is code coverage collection facility used, in particular, by syzkaller system call fuzzer. There is some interest in using syzkaller on arm devices. So port KCOV to arm. On implementation level this merely declares that KCOV is supported and disables instrumentation of 3 special cases. Reasons for disabling are commented in code. Tested with qemu-system-arm/vexpress-a15. Link: http://lkml.kernel.org/r/20180511143248.112484-1-dvyukov@google.comSigned-off-by: NDmitry Vyukov <dvyukov@google.com> Acked-by: NMark Rutland <mark.rutland@arm.com> Cc: Russell King <linux@armlinux.org.uk> Cc: Abbott Liu <liuwenliang@huawei.com> Cc: Catalin Marinas <catalin.marinas@arm.com> Cc: Koguchi Takuo <takuo.koguchi.sw@hitachi.com> Cc: <syzkaller@googlegroups.com> Signed-off-by: NAndrew Morton <akpm@linux-foundation.org> Signed-off-by: NLinus Torvalds <torvalds@linux-foundation.org>
-
- 02 6月, 2018 2 次提交
-
-
由 Joel Stanley 提交于
The register address should be the full address of the rng, not the offset from the start of the SCU. Fixes: 5daa8212 ("ARM: dts: aspeed: Describe random number device") Reviewed-by: NAndrew Jeffery <andrew@aj.id.au> Signed-off-by: NJoel Stanley <joel@jms.id.au> Signed-off-by: NOlof Johansson <olof@lixom.net>
-
由 Anson Huang 提交于
ENET "ipg" clock should be IMX7D_ENETx_IPG_ROOT_CLK rather than IMX7D_ENET_AXI_ROOT_CLK which is for ENET bus clock. Based on Andy Duan's patch from the NXP kernel tree. Signed-off-by: NAnson Huang <Anson.Huang@nxp.com> Reviewed-by: NStefan Agner <stefan@agner.ch> Signed-off-by: NStephen Boyd <sboyd@kernel.org>
-
- 26 5月, 2018 12 次提交
-
-
由 Daniel Mack 提交于
The clocks for the 3 MMC controllers on pxa3xx platforms are CLK_MMC1, CLK_MMC2 and CLK_MMC3. CLK_MMC is only for pxa2xx. Signed-off-by: NDaniel Mack <daniel@zonque.org> Signed-off-by: NRobert Jarzmik <robert.jarzmik@free.fr>
-
由 Daniel Mack 提交于
The PXA3xx series features some extended GPIO banks which are named GPIO0_2, GPIO1_2 etc. The PXA300, PXA310 and PXA320 have different numbers of such pins, and they also have variant-specific register offsets. Signed-off-by: NDaniel Mack <daniel@zonque.org> Signed-off-by: NRobert Jarzmik <robert.jarzmik@free.fr>
-
由 Daniel Mack 提交于
The PXA GPIO driver calls out to the pinctrl driver for claiming pins unless the config has CONFIG_PINCTRL unset. IOW, if a pinctrl driver is active, it must be visible to the GPIO driver. Signed-off-by: NDaniel Mack <daniel@zonque.org> Signed-off-by: NRobert Jarzmik <robert.jarzmik@free.fr>
-
由 Sricharan R 提交于
Reviewed-by: NAbhishek Sahu <absahu@codeaurora.org> Acked-by: NBjorn Andersson <bjorn.andersson@linaro.org> Signed-off-by: NSricharan R <sricharan@codeaurora.org> Signed-off-by: NAndy Gross <andy.gross@linaro.org>
-
由 Sricharan R 提交于
Reviewed-by: NAbhishek Sahu <absahu@codeaurora.org> Signed-off-by: NSricharan R <sricharan@codeaurora.org> Signed-off-by: NAndy Gross <andy.gross@linaro.org>
-
由 Sricharan R 提交于
Add the common data for all dk07 based boards. Reviewed-by: NAbhishek Sahu <absahu@codeaurora.org> Signed-off-by: NSricharan R <sricharan@codeaurora.org> Signed-off-by: NAndy Gross <andy.gross@linaro.org>
-
由 Sricharan R 提交于
Reviewed-by: NAbhishek Sahu <absahu@codeaurora.org> Signed-off-by: NSricharan R <sricharan@codeaurora.org> Signed-off-by: NAndy Gross <andy.gross@linaro.org>
-
由 Sricharan R 提交于
Reviewed-by: NAbhishek Sahu <absahu@codeaurora.org> Tested-by: NVaradarajan Narayanan <varada@codeaurora.org> Signed-off-by: NSricharan R <sricharan@codeaurora.org> Signed-off-by: NAndy Gross <andy.gross@linaro.org>
-
由 Sricharan R 提交于
Add the common parts for the dk04 boards. Reviewed-by: NAbhishek Sahu <absahu@codeaurora.org> Signed-off-by: NSricharan R <sricharan@codeaurora.org> Signed-off-by: NAndy Gross <andy.gross@linaro.org>
-
由 Sricharan R 提交于
The max opp frequency is 716MHZ. So update that. Reviewed-by: NAbhishek Sahu <absahu@codeaurora.org> Signed-off-by: NSricharan R <sricharan@codeaurora.org> Signed-off-by: NAndy Gross <andy.gross@linaro.org>
-
由 Sricharan R 提交于
Now with the driver updates for some peripherals being there, add i2c, spi, pcie, bam, qpic-nand, scm nodes to enhance the available peripheral support. Reviewed-by: NAbhishek Sahu <absahu@codeaurora.org> Signed-off-by: NSricharan R <sricharan@codeaurora.org> Signed-off-by: NAndy Gross <andy.gross@linaro.org>
-
由 Sricharan R 提交于
Add a 'chosen' node to select the serial console. This is needed when bootloaders do not pass the 'console=' bootargs. Acked-by: NBjorn Andersson <bjorn.andersson@linaro.org> Signed-off-by: NSricharan R <sricharan@codeaurora.org> Signed-off-by: NAndy Gross <andy.gross@linaro.org>
-
- 25 5月, 2018 8 次提交
-
-
由 Attila Szöllősi 提交于
This patch adds a DTS file for Sony Xperia Z1 Compact with support for regulators, serial UART, eMMC/SD-card, USB, charger, backlight, coincell and buttons. Work based on arch/arm/boot/dts/qcom-msm8974-sony-xperia-honami.dts. Signed-off-by: NAttila Szöllősi <ata2001@airmail.cc> Acked-by: NBjorn Andersson <bjorn.andersson@linaro.org> Signed-off-by: NAndy Gross <andy.gross@linaro.org>
-
由 Benjamin Herrenschmidt 提交于
This enables both USB ports as host with EHCI and UHCI attached to them. Signed-off-by: NBenjamin Herrenschmidt <benh@kernel.crashing.org> Reviewed-by: NAndrew Jeffery <andrew@aj.id.au> Signed-off-by: NJoel Stanley <joel@jms.id.au>
-
由 Benjamin Herrenschmidt 提交于
This adds the USB controllers to the DT template of the AST24xx and AST25xx SoCs. This patch doesn't enable them by default on any board specific .dts yet. This will be done when we have the necessary clock/reset and pinmux support. In the meantime though, this will work if u-boot configures things properly. For the AST2400 I only added pinmux definition for port 1 which is dual USB1/USB2. There are additional USB1 only ports that might require more work but I don't have HW to test at hand so I'm leaving that to whoever cares. Signed-off-by: NBenjamin Herrenschmidt <benh@kernel.crashing.org> Reviewed-by: NAndrew Jeffery <andrew@aj.id.au> Signed-off-by: NJoel Stanley <joel@jms.id.au>
-
由 James Feist 提交于
S2600WF is a Intel platform family with an ASPEED AST2500 BMC. Signed-off-by: NJames Feist <james.feist@linux.intel.com> Signed-off-by: NJoel Stanley <joel@jms.id.au>
-
由 Brian Yang 提交于
The Inventec Lanyang is Power 9 platform with ast2500 BMC. Signed-off-by: NBrian Yang <yang.brianc.w@inventec.com> Acked-by: NAndrew Jeffery <andrew@aj.id.au> Signed-off-by: NJoel Stanley <joel@jms.id.au>
-
由 Amithash Prasad 提交于
Initial introduction of Portwell Neptune family equipped with Aspeed 2500 BMC SoC. Neptune is a x86 server development kit with a ASPEED ast2500 BMC manufactured by Portwell. Specifically, This adds the neptune platform device tree file including the flash layout used by the neptune machines. Signed-off-by: NAmithash Prasad <amithash@fb.com> Acked-by: NAndrew Jeffery <andrew@aj.id.au> Signed-off-by: NJoel Stanley <joel@jms.id.au>
-
由 Eddie James 提交于
Set watchdog 2 to boot from the alternate flash chip when the watchdog timer expires and the system is reset. This enables "brick protection." Signed-off-by: NEddie James <eajames@linux.vnet.ibm.com> Signed-off-by: NJoel Stanley <joel@jms.id.au>
-
由 Christopher Bostic 提交于
Signed-off-by: NChristopher Bostic <cbostic@linux.vnet.ibm.com> Signed-off-by: NJoel Stanley <joel@jms.id.au>
-