1. 10 5月, 2020 1 次提交
  2. 26 3月, 2020 8 次提交
  3. 28 2月, 2020 1 次提交
  4. 19 2月, 2020 2 次提交
  5. 15 2月, 2020 1 次提交
  6. 04 2月, 2020 1 次提交
  7. 07 12月, 2019 3 次提交
  8. 03 12月, 2019 1 次提交
  9. 27 11月, 2019 1 次提交
  10. 22 11月, 2019 1 次提交
  11. 05 11月, 2019 3 次提交
  12. 18 10月, 2019 1 次提交
  13. 14 10月, 2019 3 次提交
  14. 05 10月, 2019 1 次提交
    • A
      nvme: retain split access workaround for capability reads · 3a8ecc93
      Ard Biesheuvel 提交于
      Commit 7fd8930f
      
        "nvme: add a common helper to read Identify Controller data"
      
      has re-introduced an issue that we have attempted to work around in the
      past, in commit a310acd7 ("NVMe: use split lo_hi_{read,write}q").
      
      The problem is that some PCIe NVMe controllers do not implement 64-bit
      outbound accesses correctly, which is why the commit above switched
      to using lo_hi_[read|write]q for all 64-bit BAR accesses occuring in
      the code.
      
      In the mean time, the NVMe subsystem has been refactored, and now calls
      into the PCIe support layer for NVMe via a .reg_read64() method, which
      fails to use lo_hi_readq(), and thus reintroduces the problem that the
      workaround above aimed to address.
      
      Given that, at the moment, .reg_read64() is only used to read the
      capability register [which is known to tolerate split reads], let's
      switch .reg_read64() to lo_hi_readq() as well.
      
      This fixes a boot issue on some ARM boxes with NVMe behind a Synopsys
      DesignWare PCIe host controller.
      
      Fixes: 7fd8930f ("nvme: add a common helper to read Identify Controller data")
      Signed-off-by: NArd Biesheuvel <ard.biesheuvel@linaro.org>
      Signed-off-by: NSagi Grimberg <sagi@grimberg.me>
      3a8ecc93
  15. 26 9月, 2019 2 次提交
  16. 12 9月, 2019 1 次提交
  17. 30 8月, 2019 8 次提交
  18. 21 8月, 2019 1 次提交