1. 30 12月, 2010 1 次提交
    • C
      ARM: S5PV310: Set bit 22 in the PL310 (cache controller) AuxCtlr register · a50eb1c7
      Changhwan Youn 提交于
      This patch is applied according to the commit 1a8e41cd
      (ARM: 6395/1: VExpress: Set bit 22 in the PL310 (cache controller) AuxCtlr register).
      
      Actually, S5PV310 has same cache controller(PL310).
      
      Following is from Catalin Marinas' commit.
      
      Clearing bit 22 in the PL310 Auxiliary Control register (shared
      attribute override enable) has the side effect of transforming Normal
      Shared Non-cacheable reads into Cacheable no-allocate reads.
      
      Coherent DMA buffers in Linux always have a Cacheable alias via the
      kernel linear mapping and the processor can speculatively load cache
      lines into the PL310 controller. With bit 22 cleared, Non-cacheable
      reads would unexpectedly hit such cache lines leading to buffer
      corruption.
      Signed-off-by: NChanghwan Youn <chaos.youn@samsung.com>
      Cc: <stable@kernel.org>
      Cc: Catalin Marinas <catalin.marinas@arm.com>
      Cc: Russell King <rmk+kernel@arm.linux.org.uk>
      Signed-off-by: NKukjin Kim <kgene.kim@samsung.com>
      a50eb1c7
  2. 29 12月, 2010 8 次提交
  3. 28 12月, 2010 4 次提交
  4. 27 12月, 2010 7 次提交
  5. 26 12月, 2010 4 次提交
  6. 25 12月, 2010 10 次提交
  7. 24 12月, 2010 6 次提交