Skip to content

K
Kernel

openeuler / Kernel
1 年多 前同步成功

通知 8
Star 0
Fork 0
K
Kernel
切换分支/标签
  1. 11 1月, 2020 1 次提交
  3. 23 11月, 2019 1 次提交
  5. 30 10月, 2019 1 次提交
  7. 08 10月, 2019 1 次提交
  9. 24 9月, 2019 1 次提交
  11. 06 9月, 2019 1 次提交
  13. 02 9月, 2019 1 次提交
  15. 28 8月, 2019 1 次提交
  17. 21 8月, 2019 3 次提交
  19. 13 8月, 2019 1 次提交
  21. 09 8月, 2019 1 次提交
  23. 04 8月, 2019 1 次提交
  25. 02 8月, 2019 3 次提交
  27. 26 7月, 2019 1 次提交
  29. 12 7月, 2019 1 次提交
    • S
      net/mlx5e: Rx, Fix checksum calculation for new hardware · db849faa
      由 Saeed Mahameed 提交于 
      CQE checksum full mode in new HW, provides a full checksum of rx frame.
Covering bytes starting from eth protocol up to last byte in the received
frame (frame_size - ETH_HLEN), as expected by the stack.

Fixing up skb->csum by the driver is not required in such case. This fix
is to avoid wrong checksum calculation in drivers which already support
the new hardware with the new checksum mode.

Fixes: 85327a9c ("net/mlx5: Update the list of the PCI supported devices")
Signed-off-by: NSaeed Mahameed <saeedm@mellanox.com>
      db849faa
  31. 07 7月, 2019 1 次提交
    • M
      net/mlx5: Introduce VHCA tunnel device capability · 1dd7382b
      由 Max Gurtovoy 提交于 
      When using the device emulation feature (introduced in Bluefield-1 SOC),
a privileged function (the device emulation manager) will be able to
create a channel to execute commands on behalf of the emulated function.

This channel will be a general object of type VHCA_TUNNEL that will have
a unique ID for each emulated function. This ID will be passed in each
cmd that will be issued by the emulation SW in a well known offset in
the command header.

This channel is needed since the emulated function doesn't have a normal
command interface to the HCA HW, but some basic configuration for that
function is needed (e.g. initialize and enable the HCA). For that matter,
a specific command-set was defined and only those commands will be issued
by the HCA.
Signed-off-by: NMax Gurtovoy <maxg@mellanox.com>
Reviewed-by: NYishai Hadas <yishaih@mellanox.com>
Signed-off-by: NLeon Romanovsky <leonro@mellanox.com>
      1dd7382b
  33. 05 7月, 2019 1 次提交
  35. 04 7月, 2019 3 次提交
  37. 02 7月, 2019 3 次提交
    • B
      net/mlx5: Don't handle VF func change if host PF is disabled · 5ccf2770
      由 Bodong Wang 提交于 
      When ECPF eswitch manager is at offloads mode, it monitors functions
changed event from host PF side and acts according to the number of
VFs enabled/disabled.

As ECPF and host PF work in two independent hosts, it's possible that
host PF OS reboots but ECPF system is still kept on and continues
monitoring events from host PF. When kernel from host PF side is
booting, PCI iov driver does sriov_init and compute_max_vf_buses by
iterating over all valid num of VFs. This triggers FLR and generates
functions changed events, even though host PF HCA is not enabled at
this time. However, ECPF is not aware of this information, and still
handles these events as usual. ECPF system will see massive number of
reps are created, but destroyed immediately once creation finished.

To eliminate this noise, a bit is added to host parameter context to
indicate host PF is disabled. ECPF will not handle the VF changed
event if this bit is set.
Signed-off-by: NBodong Wang <bodong@mellanox.com>
Reviewed-by: NDaniel Jurgens <danielj@mellanox.com>
Signed-off-by: NSaeed Mahameed <saeedm@mellanox.com>
      5ccf2770
    • S
      net/mlx5: Added MCQI and MCQS registers' description to ifc · a82e0b5b
      由 Shay Agroskin 提交于 
      Given a fw component index, the MCQI register allows us to query
this component's information (e.g. its version and capabilities).

Given a fw component index, the MCQS register allows us to query the
status of a fw component, including its type and state
(e.g. PRESET/IN_USE).
It can be used to find the index of a component of a specific type, by
sequentially increasing the component index, and querying each time the
type of the returned component.
If max component index is reached, 'last_index_flag' is set by the HCA.

These registers' description was added to query the running and pending
fw version of the HCA.
Signed-off-by: NShay Agroskin <shayag@mellanox.com>
Signed-off-by: NSaeed Mahameed <saeedm@mellanox.com>
      a82e0b5b
    • P
      net/mlx5: Add hardware definitions for sub functions · 1759d322
      由 Parav Pandit 提交于 
      Update mlx5 device interface data structures for:
1. New command definitions for allocating, deallocating SF
2. Query SF partition
3. Eswitch SF fields
4. HCA CAP SF fields
5. Extend Eswitch functions command for SF
Signed-off-by: NParav Pandit <parav@mellanox.com>
Signed-off-by: NVu Pham <vuhuong@mellanox.com>
Signed-off-by: NSaeed Mahameed <saeedm@mellanox.com>
      1759d322
  39. 27 6月, 2019 1 次提交
    • J
      net/mlx5: Introduce vport metadata matching bits and enum constants · 65c0f2c1
      由 Jianbo Liu 提交于 
      When a dual-port VHCA sends a RoCE packet on its non-native port, and
the packet arrives to its affiliated vport FDB, a mismatch might occur
on the rules that match the packet source vport. So we replace the
match on source port with the match on metadata that was configured in
ingress ACL, and that metadata will be passed further also to the NIC
RX table of the eswitch manager.

Introduce vport metadata matching bits and enum constants as a pre-step
towards metadata matching.
    o metadata type C registers in the misc parameters 2 fields.
    o esw_uplink_ingress_acl bit in esw cap. If it set, the device supports
      ingress ACL for the uplink vport.
    o fdb_to_vport_reg_* bits in flow table cap and esw vport context, to
      support propagating the metadata to the nic rx through the loopback
      path.
    o flow_source in flow context, to indicate the known origin of packets.
    o enum constants, to support the above bits.
Signed-off-by: NJianbo Liu <jianbol@mellanox.com>
Reviewed-by: NEli Britstein <elibr@mellanox.com>
Reviewed-by: NRoi Dayan <roid@mellanox.com>
Reviewed-by: NMark Bloch <markb@mellanox.com>
Signed-off-by: NSaeed Mahameed <saeedm@mellanox.com>
      65c0f2c1
  41. 14 6月, 2019 1 次提交
  43. 01 6月, 2019 4 次提交
  45. 14 5月, 2019 1 次提交
  47. 02 5月, 2019 1 次提交
  49. 30 4月, 2019 5 次提交