Skip to content

K
Kernel

openeuler / Kernel
接近 2 年 前同步成功

通知 8
Star 0
Fork 0
K
Kernel
切换分支/标签
  1. 06 3月, 2008 1 次提交
  3. 01 3月, 2008 3 次提交
  5. 17 2月, 2008 2 次提交
  7. 10 2月, 2008 2 次提交
  9. 06 2月, 2008 1 次提交
  11. 04 2月, 2008 9 次提交
  13. 03 2月, 2008 1 次提交
  15. 02 2月, 2008 1 次提交
  17. 28 1月, 2008 13 次提交
  19. 26 1月, 2008 7 次提交
    • E
      [ARM] pxa: skip registers saving/restoring if entering standby mode · 512f03fd
      由 eric miao 提交于 
      registers are retained during standby mode, thus it's not necessary
to save/restore and checksum
Signed-off-by: Neric miao <eric.miao@marvell.com>
Signed-off-by: NRussell King <rmk+kernel@arm.linux.org.uk>
      512f03fd
    • R
      [ARM] pxa: fix PXA27x resume · dd01b2fc
      由 Russell King 提交于 
      When PXA27x wakes up, tick_resume_oneshot() tries to set a timer
interrupt to occur immediately.  Since PXA27x requires at least
MIN_OSCR_DELTA, this causes us to flag an error.

tick_program_event() then increments the next event time by
min_delta_ns.  However, by the time we get back to programming
the next event, the OSCR has incremented such that we fail again.
We repeatedly retry, but the OSCR is too fast for us - we never
catch up, so we never break out of the loop - resulting in us
never apparantly resuming.

Fix this by doubling min_delta_ns.
Signed-off-by: NRussell King <rmk+kernel@arm.linux.org.uk>
      dd01b2fc
    • R
      [ARM] pxa: Avoid fiddling with CKEN register on suspend · fd8e7af8
      由 Russell King 提交于 
      The PXA manuals indicate that when in standby or sleep modes, clocks to
peripherals are shut off by the processor itself.  Eg:

PXA270 standby: "In standby mode, all clocks are disabled except those
 for the power manager and the RTC."

PXA270 sleep: "In sleep mode, all clocks are disabled to the processor
 and to all peripherals except the RTC."

PXA255 sleep: "In Sleep Mode, all processor and peripheral clocks are
 disabled, except the RTC."

Therefore, it should be safe to leave the clock enable register alone
prior to entering low power modes for these SoCs.
Signed-off-by: NRussell King <rmk+kernel@arm.linux.org.uk>
      fd8e7af8
    • R
      [ARM] pxa: Add PXA3 standby code hooked into the IRQ wake scheme · 7b5dea12
      由 Russell King 提交于 
      Wakeup sources on PXA3 are enabled at two levels.  First, the MFP
configuration has to be set to enable which edges a specific pin
will trigger a wakeup.  The pin also has to be routed to a functional
unit.  Lastly, the functional unit must be enabled as a wakeup source
in the appropriate AD*ER registers (AD2D0ER for standby resume.)

This doesn't fit well with the IRQ wake scheme - we currently do a
best effort conversion from IRQ numbers to functional unit wake enable
bits.  For instance, there's several USB client related enable bits but
there's no corresponding IRQs to determine which you'd want.  Conversely,
there's a single enable bit covering several functional units.
Signed-off-by: NRussell King <rmk+kernel@arm.linux.org.uk>
      7b5dea12
    • R
      [ARM] pxa: Add zylonite MFP wakeup configurations · a10476d4
      由 Russell King 提交于 
      Signed-off-by: NRussell King <rmk+kernel@arm.linux.org.uk>
      a10476d4
    • R
      [ARM] pxa: program MFPs for low power mode when suspending · d4fc858f
      由 Russell King 提交于 
      Hook the MFP code into the power management code so that the MFPs can
be reconfigured when suspending and resuming.  However, note the FIXME
- low power mode MFP configuration may depend on the system state being
entered.

Also note that we have to clear any detected edge events prior to
entering a low power mode - otherwise we immediately wake up.
Signed-off-by: NRussell King <rmk+kernel@arm.linux.org.uk>
      d4fc858f
    • E
      [ARM] pxa: make MFP configuration processor independent · 7f7c8a61
      由 eric miao 提交于 
      There are two reasons for making the MFP configuration to be processor
independent, i.e. removing the relationship of configuration bits with
actual MFPR register settings:

   1. power management sometimes requires the MFP to be configured
      differently when in run mode or in low power mode

   2. for future integration of pxa{25x,27x} GPIO configurations

The modifications include:

1. introducing of processor independent MFP configuration bits, as
   defined in [include/asm-arm/arch-pxa/mfp.h]:

	bit  0.. 9 - MFP Pin Number (1024 Pins Maximum)
	bit 10..12 - Alternate Function Selection
	bit 13..15 - Drive Strength
	bit 16..18 - Low Power Mode State
	bit 19..20 - Low Power Mode Edge Detection
	bit 21..22 - Run Mode Pull State
	and so on,

2. moving the processor dependent code from mfp.h into mfp-pxa3xx.h

3. cleaning up of the MFPR bit definitions

4. mapping of processor independent MFP configuration into processor
   specific MFPR register settings is now totally encapsulated within
   pxa3xx_mfp_config()

5. using of "unsigned long" instead of invented type of "mfp_cfg_t"
   according to Documentation/CodingStyle Chapter 5, usage of this
   in platform code will be slowly removed in later patches
Signed-off-by: Neric miao <eric.miao@marvell.com>
Signed-off-by: NRussell King <rmk+kernel@arm.linux.org.uk>
      7f7c8a61