Skip to content

K
Kernel

openeuler / Kernel
1 年多 前同步成功

通知 8
Star 0
Fork 0
K
Kernel
切换分支/标签
  1. 12 1月, 2010 6 次提交
    • P
      sh: Consolidate the sh_bios earlyprintk code. · 776258df
      由 Paul Mundt 提交于 
      Now that the sh-sci earlyprintk is taken care of by the sh-sci driver
directly, there's no longer any reason for having a split-out
early_printk framework. sh_bios is the only other thing that uses it, so
we just migrate the leftovers in to there. As it's possible to have
multiple early_param()'s for the same string, there's not much point in
having this split out anymore anyways, particularly since the sh_bios
dependencies are still special-cased within sh-sci itself.
Signed-off-by: NPaul Mundt <lethal@linux-sh.org>
      776258df
    • P
      sh: Kill off more unused sh_bios callbacks. · b9303a79
      由 Paul Mundt 提交于 
      sh_bios_char_out() is not used by anything in-tree these days, so just
get rid of it.
Signed-off-by: NPaul Mundt <lethal@linux-sh.org>
      b9303a79
    • P
      sh64: Fix up early serial fixmap. · 65fedbbe
      由 Paul Mundt 提交于 
      This was conditionalized on CONFIG_EARLY_PRINTK, which has subsequently
gone away. Now that the serial driver always supports the early console,
make sure we always establish the mapping.
Signed-off-by: NPaul Mundt <lethal@linux-sh.org>
      65fedbbe
    • P
      sh: Tidy up the sh bios VBR handling. · 191d0d24
      由 Paul Mundt 提交于 
      This moves the VBR handling out of the main trap handling code and in to
the sh-bios helper code. A couple of accessors are added in order to
permit other kernel code to get at the VBR value for state save/restore
paths.
Signed-off-by: NPaul Mundt <lethal@linux-sh.org>
      191d0d24
    • P
      sh: default to sparseirq. · ee2760ea
      由 Paul Mundt 提交于 
      As SH has a very sparse IRQ map by default, all new CPUs and boards
benefit from using sparseirq by default. Despite this, there are still a
few stragglers (mostly due to using a fixed IRQ range for their FPGA
IRQ mappings), and these still need to be converted over one by one. As
these are now in the minority, and we do not want to encourage this sort
of brain-damage in newer board ports, we force sparseirq on.
Signed-off-by: NPaul Mundt <lethal@linux-sh.org>
      ee2760ea
    • P
      sh: mach-se: Convert SE7343 FPGA to dynamic IRQ allocation. · 53e6d8e0
      由 Paul Mundt 提交于 
      This gets rid of the arbitrary set of vectors used by the SE7722 FPGA
interrupt controller and switches over to a completely dynamic set.
No assumptions regarding a contiguous range are made, and the platform
resources themselves need to be filled in lazily.
Signed-off-by: NPaul Mundt <lethal@linux-sh.org>
      53e6d8e0
  3. 08 1月, 2010 1 次提交
    • P
      sh: consolidate atomic_cmpxchg()/atomic_add_unless() definitions. · 8c0b8139
      由 Paul Mundt 提交于 
      The LL/SC and IRQ versions were using generic stubs while the GRB version
was just reimplementing what it already had for the standard cmpxchg()
code. As we have optimized cmpxchg() implementations that are decoupled
from the atomic code, simply falling back on the generic wrapper does the
right thing. With this in place the GRB case is unaffected while the
LL/SC case gets to use its optimized cmpxchg().
Signed-off-by: NPaul Mundt <lethal@linux-sh.org>
      8c0b8139
  5. 06 1月, 2010 1 次提交
  7. 05 1月, 2010 2 次提交
  9. 04 1月, 2010 5 次提交
  11. 02 1月, 2010 3 次提交
    • M
      sh: Move page table allocation out of line · 2a5eacca
      由 Matt Fleming 提交于 
      We also switched away from quicklists and instead moved to slab
caches. After benchmarking both implementations the difference is
negligible. The slab caches suit us better though because the size of a
pgd table is just 4 entries when we're using a 3-level page table layout
and quicklists always deal with pages.
Signed-off-by: NMatt Fleming <matt@console-pimps.org>
      2a5eacca
    • M
      sh: Optimise flush_dcache_page() on SH4 · b4c89276
      由 Matt Fleming 提交于 
      If the page is not mapped into any process's address space then aliases
cannot exist in the cache. So reduce the amount of flushing we perform.
Signed-off-by: NMatt Fleming <matt@console-pimps.org>
      b4c89276
    • M
      sh: Correct the PTRS_PER_PMD and PMD_SHIFT values · 3f5ab768
      由 Matt Fleming 提交于 
      The previous expressions were wrong which made free_pmd_range() explode
when using anything other than 4KB pages (which is why 8KB and 64KB
pages were disabled with the 3-level page table layout).

The problem was that pmd_offset() was returning an index of non-zero
when it should have been returning 0. This non-zero offset was used to
calculate the address of the pmd table to free in free_pmd_range(),
which ended up trying to free an object that was not aligned on a page
boundary.

Now 3-level page tables should work with 4KB, 8KB and 64KB pages.
Signed-off-by: NMatt Fleming <matt@console-pimps.org>
      3f5ab768
  13. 31 12月, 2009 1 次提交
  15. 29 12月, 2009 1 次提交
    • P
      sh: Only provide a PCLK definition for legacy CPG CPUs. · 8152a74b
      由 Paul Mundt 提交于 
      As CPUs are migrated over to more fully-featured clock frameworks of
their own and off of the legacy CPG code, they no longer have any real
need for defining the PCLK value. The PCLK define in itself is already
fairly misleading, as many boards get their input clocks from different
sources, making this value fairly arbitrary anyways.

Outside of the legacy CPG clock framework, the only place where this
value is used is for deriving CLOCK_TICK_RATE, which we set back to the
legacy PIT value that it was before the PCLK definitions were added in
the first place.
Signed-off-by: NPaul Mundt <lethal@linux-sh.org>
      8152a74b
  17. 25 12月, 2009 10 次提交
  19. 24 12月, 2009 10 次提交