1. 16 11月, 2017 31 次提交
  2. 11 11月, 2017 1 次提交
  3. 27 10月, 2017 4 次提交
  4. 17 10月, 2017 1 次提交
  5. 05 10月, 2017 1 次提交
  6. 22 9月, 2017 1 次提交
  7. 19 9月, 2017 1 次提交
    • C
      drm/i915/gvt: Fix incorrect PCI BARs reporting · 7b4dc3c0
      Changbin Du 提交于
      Looking at our virtual PCI device, we can see surprising Region 4 and Region 5.
      00:10.0 VGA compatible controller: Intel Corporation Sky Lake Integrated Graphics (rev 06) (prog-if 00 [VGA controller])
              ....
              Region 0: Memory at 140000000 (64-bit, non-prefetchable) [size=16M]
              Region 2: Memory at 180000000 (64-bit, prefetchable) [size=1G]
              Region 4: Memory at <ignored> (32-bit, non-prefetchable)
              Region 5: Memory at <ignored> (32-bit, non-prefetchable)
              Expansion ROM at febd6000 [disabled] [size=2K]
      
      The fact is that we only implemented BAR0 and BAR2. Surprising Region 4 and
      Region 5 are shown because we report their size as 0xffffffff. They should
      report size 0 instead.
      
      BTW, the physical GPU has a PIO BAR. GVTg hasn't implemented PIO access, so
      we ignored this BAR for vGPU device.
      
      v2: fix BAR size value calculation.
      
      Link: https://bugzilla.redhat.com/show_bug.cgi?id=1458032Signed-off-by: NChangbin Du <changbin.du@intel.com>
      Cc: stable@vger.kernel.org
      Signed-off-by: NZhenyu Wang <zhenyuw@linux.intel.com>
      (cherry picked from commit f1751362)
      Signed-off-by: NRodrigo Vivi <rodrigo.vivi@intel.com>
      7b4dc3c0