- 20 7月, 2011 1 次提交
-
-
由 Thomas Abraham 提交于
Signed-off-by: NThomas Abraham <thomas.ab@samsung.com> Signed-off-by: NKukjin Kim <kgene.kim@samsung.com>
-
- 04 1月, 2011 1 次提交
-
-
由 Kukjin Kim 提交于
This patch changes the clock registration code to use the s3c_register_clocks() followed by s3c_disable_clocks() instead of the loops it was using. Signed-off-by: NKukjin Kim <kgene.kim@samsung.com>
-
- 30 12月, 2010 2 次提交
-
-
由 Atul Dahiya 提交于
This patch adds RTC clock for S5P6450. Signed-off-by: NAtul Dahiya <atul.dahiya@samsung.com> Signed-off-by: NSangbeom Kim <sbkim73@samsung.com> Signed-off-by: NKukjin Kim <kgene.kim@samsung.com>
-
由 Jassi Brar 提交于
Define missing controller clocks for the I2S-0,1 blocks. Signed-off-by: NJassi Brar <jassi.brar@samsung.com> Acked-by: NMark Brown <broonie@opensource.wolfsonmicro.com> Signed-off-by: NKukjin Kim <kgene.kim@samsung.com>
-
- 19 11月, 2010 1 次提交
-
-
由 Jassi Brar 提交于
Add more information to I2S platform_devices in order to prepare them for new controller driver. Also, discard duplicated gpio-cfg. Signed-off-by: NJassi Brar <jassi.brar@samsung.com> Acked-by: NMark Brown <broonie@opensource.wolfsonmicro.com> Acked-by: NLiam Girdwood <lrg@slimlogic.co.uk> Signed-off-by: NKukjin Kim <kgene.kim@samsung.com>
-
- 25 10月, 2010 3 次提交
-
-
由 Seungwhan Youn 提交于
This patch modify to DMA operation clock into disable list for default clock setting. Signed-off-by: NSeungwhan Youn <sw.youn@samsung.com> Acked-by: NJassi Brar <jassi.brar@samsung.com> Signed-off-by: NKukjin Kim <kgene.kim@samsung.com>
-
由 Seungwhan Youn 提交于
This patch adds warning about changing EPLL rate to notice that other driver that controls H/W, which is using EPLL, will has unknown effects by this EPLL rate change. Signed-off-by: NSeungwhan Youn <sw.youn@samsung.com> Acked-by: NJassi Brar <jassi.brar@samsung.com> Signed-off-by: NKukjin Kim <kgene.kim@samsung.com>
-
由 Seungwhan Youn 提交于
S5P Samsung SoCs has a EPLL to support various PLL clock sources for other H/W blocks. Until now, to control EPLL, each of SoCs make their own functions in 'mach-s5pxxx/clock.c'. But some of functions, 'xxx_epll_get_rate()' and 'xxx_epll_enable()', are exactly same in all S5P SoCs, so this patch move these duplicated codes to common EPLL functions that use platform wide. Signed-off-by: NSeungwhan Youn <sw.youn@samsung.com> Acked-by: NJassi Brar <jassi.brar@samsung.com> Signed-off-by: NKukjin Kim <kgene.kim@samsung.com>
-
- 18 10月, 2010 1 次提交
-
-
由 Kukjin Kim 提交于
This patch updates regarding clock files for supporting S5P6440 and S5P6450 with one kernel image. The mach-s5p64x0/clock.c is for common of them and there are specific clock files for each SoCs. Signed-off-by: NKukjin Kim <kgene.kim@samsung.com>
-