1. 25 3月, 2020 1 次提交
  2. 20 3月, 2020 1 次提交
  3. 09 3月, 2020 3 次提交
  4. 03 3月, 2020 1 次提交
  5. 02 3月, 2020 4 次提交
  6. 29 2月, 2020 1 次提交
  7. 22 2月, 2020 2 次提交
  8. 21 2月, 2020 3 次提交
  9. 20 2月, 2020 2 次提交
  10. 12 2月, 2020 4 次提交
  11. 10 2月, 2020 3 次提交
  12. 04 2月, 2020 1 次提交
  13. 24 1月, 2020 1 次提交
    • M
      gpio: bd71828: Initial support for ROHM BD71828 PMIC GPIOs · c31f625d
      Matti Vaittinen 提交于
      ROHM BD71828 PMIC contains 4 pins which can be configured by OTP
      to be used for general purposes. First 3 can be used as outputs
      and 4.th pin can be used as input. Allow them to be controlled
      via GPIO framework.
      
      The driver assumes all of the pins are configured as GPIOs and
      trusts that the reserved pins in other OTP configurations are
      excluded from control using "gpio-reserved-ranges" device tree
      property (or left untouched by GPIO users).
      
      Typical use for 4.th pin (input) is to use it as HALL sensor
      input so that this pin state is toggled when HALL sensor detects
      LID position change (from close to open or open to close). PMIC
      HW implements some extra logic which allows PMIC to power-up the
      system when this pin is toggled. Please see the data sheet for
      details of GPIO options which can be selected by OTP settings.
      Signed-off-by: NMatti Vaittinen <matti.vaittinen@fi.rohmeurope.com>
      Reviewed-by: NBartosz Golaszewski <bgolaszewski@baylibre.com>
      Reviewed-by: NLinus Walleij <linus.walleij@linaro.org>
      Signed-off-by: NLee Jones <lee.jones@linaro.org>
      c31f625d
  14. 23 1月, 2020 5 次提交
  15. 21 1月, 2020 1 次提交
  16. 17 1月, 2020 1 次提交
  17. 15 1月, 2020 6 次提交