1. 21 1月, 2020 2 次提交
  2. 22 12月, 2019 2 次提交
  3. 20 12月, 2019 1 次提交
    • C
      riscv: move sifive_l2_cache.c to drivers/soc · 9209fb51
      Christoph Hellwig 提交于
      The sifive_l2_cache.c is in no way related to RISC-V architecture
      memory management.  It is a little stub driver working around the fact
      that the EDAC maintainers prefer their drivers to be structured in a
      certain way that doesn't fit the SiFive SOCs.
      
      Move the file to drivers/soc and add a Kconfig option for it, as well
      as the whole drivers/soc boilerplate for CONFIG_SOC_SIFIVE.
      
      Fixes: a967a289 ("RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive SoCs")
      Signed-off-by: NChristoph Hellwig <hch@lst.de>
      Reviewed-by: NBorislav Petkov <bp@suse.de>
      [paul.walmsley@sifive.com: keep the MAINTAINERS change specific to the L2$ controller code]
      Signed-off-by: NPaul Walmsley <paul.walmsley@sifive.com>
      9209fb51
  4. 14 12月, 2019 1 次提交
  5. 11 12月, 2019 1 次提交
  6. 10 12月, 2019 4 次提交
  7. 08 12月, 2019 2 次提交
  8. 07 12月, 2019 3 次提交
  9. 06 12月, 2019 2 次提交
  10. 03 12月, 2019 2 次提交
  11. 01 12月, 2019 1 次提交
  12. 27 11月, 2019 5 次提交
  13. 26 11月, 2019 2 次提交
  14. 25 11月, 2019 4 次提交
  15. 23 11月, 2019 3 次提交
  16. 22 11月, 2019 4 次提交
  17. 21 11月, 2019 1 次提交