- 07 1月, 2010 1 次提交
-
-
由 Ben Dooks 提交于
There is a possibility of a loop happening in the PLL output clock chain on the S3C64XX series. clk_mpll's parent was set to be clk_mout_mpll, but this is fed from clk_fout_epll (which is also clk_mpll). clk_mpll is meant to be the output from the MPLL, and clk_mout_mpll is a seperate clock derived from the mux of clk_mpll and clk_fin_mpll and thus should be considered a seperate clock. Anything using clk_mpll directly really should not be relying on this being the clock that is eventually routed to a peripheral, so remove the loop and ensure that the clocks accurately represent the clock chain in the device. The clk_mpll is not being used outside of the s3c6400-clock.c code, so this change should not break anything else. Do the same for the EPLL. Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
- 27 10月, 2009 1 次提交
-
-
由 Mark Brown 提交于
The current code assumes that the external clock mux will be set to the crystal. Set this up explicitly within the clock API. Signed-off-by: NMark Brown <broonie@opensource.wolfsonmicro.com> Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
- 16 9月, 2009 3 次提交
-
-
由 Thomas Abraham 提交于
In s3c64xx_roundrate_clksrc function, the calculation is wrong. This patch fixes this calculation. Signed-off-by: NThomas Abraham <thomas.ab@samsung.com> Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
由 Thomas Abraham 提交于
This ensures the clock hierarchy data structures are updated when we change the clock source in the actual hardware registers. Signed-off-by: NThomas Abraham <thomas.ab@samsung.com> [ben-linux@fluff.org: Minor re-indentation of subject] Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
由 Thomas Abraham 提交于
In s3c64xx_setrate_clksrc() we used sclk->shift, but actually need to use sclk->divider_shift to correctly calculate the value for the divider register. Signed-off-by: NThomas Abraham <thomas.ab@samsung.com> [ben-linux@fluff.org: Minor re-indentation of description] Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
- 30 7月, 2009 2 次提交
-
-
由 Mark Brown 提交于
The value of armclk_mask needs to be inverted for use as a mask on the register value when updating ARM_RATIO. This is critical for cpufreq support, without it attempts to scale the frequency of the core trash pretty much the entire clock tree. Signed-off-by: NMark Brown <broonie@opensource.wolfsonmicro.com> Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
由 Mark Brown 提交于
If the requested clock is faster than the parent clock then the parent clock is the closest we can get to the request so we need to return that instead of the requested clock. Signed-off-by: NMark Brown <broonie@opensource.wolfsonmicro.com> Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
- 07 5月, 2009 3 次提交
-
-
由 Ben Dooks 提交于
Add ARM clock to provide 'arm' from the APLL to the ARM core. Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
由 Werner Almesberger 提交于
Add doubled HCLK to S3C64xx. Signed-off-by: NWerner Almesberger <werner@openmoko.org> Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
由 Werner Almesberger 提交于
Add camera interface clock to S3C6410. Signed-off-by: NWerner Almesberger <werner@openmoko.org> Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
- 27 2月, 2009 4 次提交
-
-
由 Werner Almesberger 提交于
Some of the rate selection logic in s3c64xx_setrate_clksrc uses what appears to be parent clock selection logic. This patch corrects it. I also added a check for overly large dividers to prevent them from changing unrelated clocks. Signed-off-by: NWerner Almesberger <werner@openmoko.org> Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
由 Ben Dooks 提交于
Fix the following sparse warnings in s3c6400-clock.c: 39:12: warning: symbol 'clk_ext_xtal_mux' was not declared. Should it be static? 66:12: warning: symbol 'clk_fout_apll' was not declared. Should it be static? 81:19: warning: symbol 'clk_mout_apll' was not declared. Should it be static? 91:12: warning: symbol 'clk_fout_epll' was not declared. Should it be static? 106:19: warning: symbol 'clk_mout_epll' was not declared. Should it be static? 126:19: warning: symbol 'clk_mout_mpll' was not declared. Should it be static? 148:12: warning: symbol 'clk_dout_mpll' was not declared. Should it be static? Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
由 Ben Dooks 提交于
The clock list for the USB host bus clock was in the wrong order, move clk_48m to position 0. Signed-off-by: NBen Dooks <ben@simtec.co.uk> Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
由 Ben Dooks 提交于
The usb-host-bus clock should be named usb-bus-host. Signed-off-by: NBen Dooks <ben@simtec.co.uk> Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
- 16 12月, 2008 3 次提交
-
-
由 Ben Dooks 提交于
The clk_fout_epll clock wasn't registered as part of the initial clock work, which can cause problems if it is used by one of the hardware blocks. Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
由 Ben Dooks 提交于
Some of the startup output can be reduced to KERN_DEBUG from KERN_INFO as it is only really useful when trying to debug kernel initialisation problems. Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-
由 Ben Dooks 提交于
Add the PLL clock initialisation and clock registration and include the clocks sourced via CLKDIVx for most of the on-chip peripherals. Signed-off-by: NBen Dooks <ben-linux@fluff.org>
-