i2c: mux: pca954x: Add interrupt controller support
Various muxes can aggregate multiple interrupts from each i2c bus. All of the muxes with interrupt support combine the active low irq lines using an internal 'and' function and generate a combined active low output. The muxes do provide the ability to read a control register to determine which irq is active. By making the mux an irq controller isr latency can potentially be reduced by reading the status register and then only calling the registered isr on that bus segment. As there is no irq masking on the mux irq are disabled until irq_unmask is called at least once. Signed-off-by: NPhil Reid <preid@electromag.com.au> Signed-off-by: NPeter Rosin <peda@axentia.se>
Showing
想要评论请 注册 或 登录