Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
openeuler
Kernel
提交
e380f60b
K
Kernel
项目概览
openeuler
/
Kernel
大约 1 年 前同步成功
通知
6
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
DevOps
流水线
流水线任务
计划
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
K
Kernel
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
DevOps
DevOps
流水线
流水线任务
计划
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
流水线任务
提交
Issue看板
体验新版 GitCode,发现更多精彩内容 >>
提交
e380f60b
编写于
10月 29, 2010
作者:
C
Chris Wilson
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
agp/intel: Sandybridge doesn't require GMCH enabling
Signed-off-by:
N
Chris Wilson
<
chris@chris-wilson.co.uk
>
上级
c584fe47
变更
1
隐藏空白更改
内联
并排
Showing
1 changed file
with
30 addition
and
7 deletion
+30
-7
drivers/char/agp/intel-gtt.c
drivers/char/agp/intel-gtt.c
+30
-7
未找到文件。
drivers/char/agp/intel-gtt.c
浏览文件 @
e380f60b
...
...
@@ -922,10 +922,11 @@ static void i830_write_entry(dma_addr_t addr, unsigned int entry,
writel
(
addr
|
pte_flags
,
intel_private
.
gtt
+
entry
);
}
static
void
intel_enable_gtt
(
void
)
static
bool
intel_enable_gtt
(
void
)
{
u32
gma_addr
;
u16
gmch_ctrl
;
u8
__iomem
*
reg
;
if
(
INTEL_GTT_GEN
==
2
)
pci_read_config_dword
(
intel_private
.
pcidev
,
I810_GMADDR
,
...
...
@@ -936,13 +937,34 @@ static void intel_enable_gtt(void)
intel_private
.
gma_bus_addr
=
(
gma_addr
&
PCI_BASE_ADDRESS_MEM_MASK
);
pci_read_config_word
(
intel_private
.
bridge_dev
,
I830_GMCH_CTRL
,
&
gmch_ctrl
);
if
(
INTEL_GTT_GEN
>=
6
)
return
true
;
pci_read_config_word
(
intel_private
.
bridge_dev
,
I830_GMCH_CTRL
,
&
gmch_ctrl
);
gmch_ctrl
|=
I830_GMCH_ENABLED
;
pci_write_config_word
(
intel_private
.
bridge_dev
,
I830_GMCH_CTRL
,
gmch_ctrl
);
pci_write_config_word
(
intel_private
.
bridge_dev
,
I830_GMCH_CTRL
,
gmch_ctrl
);
writel
(
intel_private
.
PGETBL_save
|
I810_PGETBL_ENABLED
,
intel_private
.
registers
+
I810_PGETBL_CTL
);
readl
(
intel_private
.
registers
+
I810_PGETBL_CTL
);
/* PCI Posting. */
pci_read_config_word
(
intel_private
.
bridge_dev
,
I830_GMCH_CTRL
,
&
gmch_ctrl
);
if
((
gmch_ctrl
&
I830_GMCH_ENABLED
)
==
0
)
{
dev_err
(
&
intel_private
.
pcidev
->
dev
,
"failed to enable the GTT: GMCH_CTRL=%x
\n
"
,
gmch_ctrl
);
return
false
;
}
reg
=
intel_private
.
registers
+
I810_PGETBL_CTL
;
writel
(
intel_private
.
PGETBL_save
|
I810_PGETBL_ENABLED
,
reg
);
if
((
readl
(
reg
)
&
I810_PGETBL_ENABLED
)
==
0
)
{
dev_err
(
&
intel_private
.
pcidev
->
dev
,
"failed to enable the GTT: PGETBL=%x [expected %x|1]
\n
"
,
readl
(
reg
),
intel_private
.
PGETBL_save
);
return
false
;
}
return
true
;
}
static
int
i830_setup
(
void
)
...
...
@@ -981,7 +1003,8 @@ static int intel_fake_agp_configure(void)
{
int
i
;
intel_enable_gtt
();
if
(
!
intel_enable_gtt
())
return
-
EIO
;
agp_bridge
->
gart_bus_addr
=
intel_private
.
gma_bus_addr
;
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录