提交 e10d2b35 编写于 作者: D Dario Binacchi 提交者: Shawn Guo

ARM: dts: imx28: reparent gpmi clock to ref_gpmi

Since ref_gpmi is sourced from pll0 (480MHz), It allows the GPMI
controller to manage High-Speed NAND Timing (edo mode 3,4 and 5).
Co-developed-by: NMichael Trimarchi <michael@amarulasolutions.com>
Signed-off-by: NMichael Trimarchi <michael@amarulasolutions.com>
Signed-off-by: NDario Binacchi <dario.binacchi@amarulasolutions.com>
Tested-by: NSascha Hauer <s.hauer@pengutronix.de>
Reviewed-by: NSascha Hauer <s.hauer@pengutronix.de>
Signed-off-by: NShawn Guo <shawnguo@kernel.org>
上级 67913cd1
...@@ -110,6 +110,8 @@ ...@@ -110,6 +110,8 @@
interrupt-names = "bch"; interrupt-names = "bch";
clocks = <&clks 50>; clocks = <&clks 50>;
clock-names = "gpmi_io"; clock-names = "gpmi_io";
assigned-clocks = <&clks 13>;
assigned-clock-parents = <&clks 10>;
dmas = <&dma_apbh 4>; dmas = <&dma_apbh 4>;
dma-names = "rx-tx"; dma-names = "rx-tx";
status = "disabled"; status = "disabled";
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册