提交 c3be7acd 编写于 作者: J J Keerthy 提交者: Mike Turquette

ARM: dts: DRA7: Change apll_pcie_m2_ck to fixed factor clock

This patch changes apll_pcie_m2_ck to fixed factor
clock as there are no configurable divider associated to m2.
Signed-off-by: NJ Keerthy <j-keerthy@ti.com>
Signed-off-by: NTero Kristo <t-kristo@ti.com>
Tested-by: NNishanth Menon <nm@ti.com>
Acked-by: NTony Lindgren <tony@atomide.com>
Signed-off-by: NMike Turquette <mturquette@linaro.org>
上级 7d138d3a
......@@ -1183,13 +1183,10 @@
apll_pcie_m2_ck: apll_pcie_m2_ck {
#clock-cells = <0>;
compatible = "ti,divider-clock";
compatible = "fixed-factor-clock";
clocks = <&apll_pcie_ck>;
ti,max-div = <127>;
ti,autoidle-shift = <8>;
reg = <0x0224>;
ti,index-starts-at-one;
ti,invert-autoidle-bit;
clock-mult = <1>;
clock-div = <1>;
};
dpll_per_ck: dpll_per_ck {
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册