提交 abe076fb 编写于 作者: C Chen-Yu Tsai

ARM: dts: sun8i: r40: Fix register base address for SPI2 and SPI3

When the SPI device nodes were added, SPI2 and SPI3 had incorrect
register base addresses.

Fix the base address for both of them.

Fixes: 554581b7 ("ARM: dts: sun8i: R40: Add SPI controllers nodes and pinmuxes")
Reported-by: NJuanEsf <juanesf91@gmail.com>
Acked-by: NMaxime Ripard <mripard@kernel.org>
Reviewed-by: NAndre Przywara <andre.przywara@arm.com>
Signed-off-by: NChen-Yu Tsai <wens@csie.org>
上级 fe3a0482
......@@ -689,10 +689,10 @@
#size-cells = <0>;
};
spi2: spi@1c07000 {
spi2: spi@1c17000 {
compatible = "allwinner,sun8i-r40-spi",
"allwinner,sun8i-h3-spi";
reg = <0x01c07000 0x1000>;
reg = <0x01c17000 0x1000>;
interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&ccu CLK_BUS_SPI2>, <&ccu CLK_SPI2>;
clock-names = "ahb", "mod";
......@@ -702,10 +702,10 @@
#size-cells = <0>;
};
spi3: spi@1c0f000 {
spi3: spi@1c1f000 {
compatible = "allwinner,sun8i-r40-spi",
"allwinner,sun8i-h3-spi";
reg = <0x01c0f000 0x1000>;
reg = <0x01c1f000 0x1000>;
interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&ccu CLK_BUS_SPI3>, <&ccu CLK_SPI3>;
clock-names = "ahb", "mod";
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册