Skip to content

K
Kernel

openeuler / Kernel
大约 2 年 前同步成功

通知 8
Star 0
Fork 0
K
Kernel
提交 828f5602 编写于 作者: M Marc Zyngier
浏览文件
操作

Merge branch irq/stm32-exti-updates into irq/irqchip-next 

* irq/stm32-exti-updates:
  : .
  : stm32-exti updates courtesy of Antonio Borneo:
  :
  : "This series address some code fix for irq-stm32-exti driver and
  : simplifies the table that remaps the interrupts from exti to gic."
  :
  : Also comes with an additional change to irq_chip_request_resources_parent(),
  : making it possible to omit the callback in hierarchies.
  : .
  irqchip/stm32-exti: Simplify irq description table
  irqchip/stm32-exti: Read event trigger type from event_trg register
  irqchip/stm32-exti: Tag emr register as undefined for stm32mp15
  irqchip/stm32-exti: Prevent illegal read due to unbounded DT value
  irqchip/stm32-exti: Fix irq_mask/irq_unmask for direct events
  irqchip/stm32-exti: Fix irq_set_affinity return value
  genirq: Don't return error on missing optional irq_request_resources()
Signed-off-by: NMarc Zyngier <maz@kernel.org>
上级 ee4aae57 c2974933
隐藏空白更改
内联 并排
Showing with 126 addition and 127 deletion
drivers/irqchip/irq-stm32-exti.c
浏览文件 @ 828f5602
...@@ -34,21 +34,15 @@ struct stm32_exti_bank { ...@@ -34,21 +34,15 @@ struct stm32_exti_bank {
u32 swier_ofst; u32 swier_ofst;
u32 rpr_ofst; u32 rpr_ofst;
u32 fpr_ofst; u32 fpr_ofst;
u32 trg_ofst;
}; };
#define UNDEF_REG ~0 #define UNDEF_REG ~0
struct stm32_desc_irq {
u32 exti;
u32 irq_parent;
struct irq_chip *chip;
};
struct stm32_exti_drv_data { struct stm32_exti_drv_data {
const struct stm32_exti_bank **exti_banks; const struct stm32_exti_bank **exti_banks;
const struct stm32_desc_irq *desc_irqs; const u8 *desc_irqs;
u32 bank_nr; u32 bank_nr;
u32 irq_nr;
}; };
struct stm32_exti_chip_data { struct stm32_exti_chip_data {
...@@ -78,6 +72,7 @@ static const struct stm32_exti_bank stm32f4xx_exti_b1 = { ...@@ -78,6 +72,7 @@ static const struct stm32_exti_bank stm32f4xx_exti_b1 = {
.swier_ofst = 0x10, .swier_ofst = 0x10,
.rpr_ofst = 0x14, .rpr_ofst = 0x14,
.fpr_ofst = UNDEF_REG, .fpr_ofst = UNDEF_REG,
.trg_ofst = UNDEF_REG,
}; };
static const struct stm32_exti_bank *stm32f4xx_exti_banks[] = { static const struct stm32_exti_bank *stm32f4xx_exti_banks[] = {
...@@ -97,6 +92,7 @@ static const struct stm32_exti_bank stm32h7xx_exti_b1 = { ...@@ -97,6 +92,7 @@ static const struct stm32_exti_bank stm32h7xx_exti_b1 = {
.swier_ofst = 0x08, .swier_ofst = 0x08,
.rpr_ofst = 0x88, .rpr_ofst = 0x88,
.fpr_ofst = UNDEF_REG, .fpr_ofst = UNDEF_REG,
.trg_ofst = UNDEF_REG,
}; };
static const struct stm32_exti_bank stm32h7xx_exti_b2 = { static const struct stm32_exti_bank stm32h7xx_exti_b2 = {
...@@ -107,6 +103,7 @@ static const struct stm32_exti_bank stm32h7xx_exti_b2 = { ...@@ -107,6 +103,7 @@ static const struct stm32_exti_bank stm32h7xx_exti_b2 = {
.swier_ofst = 0x28, .swier_ofst = 0x28,
.rpr_ofst = 0x98, .rpr_ofst = 0x98,
.fpr_ofst = UNDEF_REG, .fpr_ofst = UNDEF_REG,
.trg_ofst = UNDEF_REG,
}; };
static const struct stm32_exti_bank stm32h7xx_exti_b3 = { static const struct stm32_exti_bank stm32h7xx_exti_b3 = {
...@@ -117,6 +114,7 @@ static const struct stm32_exti_bank stm32h7xx_exti_b3 = { ...@@ -117,6 +114,7 @@ static const struct stm32_exti_bank stm32h7xx_exti_b3 = {
.swier_ofst = 0x48, .swier_ofst = 0x48,
.rpr_ofst = 0xA8, .rpr_ofst = 0xA8,
.fpr_ofst = UNDEF_REG, .fpr_ofst = UNDEF_REG,
.trg_ofst = UNDEF_REG,
}; };
static const struct stm32_exti_bank *stm32h7xx_exti_banks[] = { static const struct stm32_exti_bank *stm32h7xx_exti_banks[] = {
...@@ -132,32 +130,35 @@ static const struct stm32_exti_drv_data stm32h7xx_drv_data = { ...@@ -132,32 +130,35 @@ static const struct stm32_exti_drv_data stm32h7xx_drv_data = {
static const struct stm32_exti_bank stm32mp1_exti_b1 = { static const struct stm32_exti_bank stm32mp1_exti_b1 = {
.imr_ofst = 0x80, .imr_ofst = 0x80,
.emr_ofst = 0x84, .emr_ofst = UNDEF_REG,
.rtsr_ofst = 0x00, .rtsr_ofst = 0x00,
.ftsr_ofst = 0x04, .ftsr_ofst = 0x04,
.swier_ofst = 0x08, .swier_ofst = 0x08,
.rpr_ofst = 0x0C, .rpr_ofst = 0x0C,
.fpr_ofst = 0x10, .fpr_ofst = 0x10,
.trg_ofst = 0x3EC,
}; };
static const struct stm32_exti_bank stm32mp1_exti_b2 = { static const struct stm32_exti_bank stm32mp1_exti_b2 = {
.imr_ofst = 0x90, .imr_ofst = 0x90,
.emr_ofst = 0x94, .emr_ofst = UNDEF_REG,
.rtsr_ofst = 0x20, .rtsr_ofst = 0x20,
.ftsr_ofst = 0x24, .ftsr_ofst = 0x24,
.swier_ofst = 0x28, .swier_ofst = 0x28,
.rpr_ofst = 0x2C, .rpr_ofst = 0x2C,
.fpr_ofst = 0x30, .fpr_ofst = 0x30,
.trg_ofst = 0x3E8,
}; };
static const struct stm32_exti_bank stm32mp1_exti_b3 = { static const struct stm32_exti_bank stm32mp1_exti_b3 = {
.imr_ofst = 0xA0, .imr_ofst = 0xA0,
.emr_ofst = 0xA4, .emr_ofst = UNDEF_REG,
.rtsr_ofst = 0x40, .rtsr_ofst = 0x40,
.ftsr_ofst = 0x44, .ftsr_ofst = 0x44,
.swier_ofst = 0x48, .swier_ofst = 0x48,
.rpr_ofst = 0x4C, .rpr_ofst = 0x4C,
.fpr_ofst = 0x50, .fpr_ofst = 0x50,
.trg_ofst = 0x3E4,
}; };
static const struct stm32_exti_bank *stm32mp1_exti_banks[] = { static const struct stm32_exti_bank *stm32mp1_exti_banks[] = {
...@@ -169,126 +170,114 @@ static const struct stm32_exti_bank *stm32mp1_exti_banks[] = { ...@@ -169,126 +170,114 @@ static const struct stm32_exti_bank *stm32mp1_exti_banks[] = {
static struct irq_chip stm32_exti_h_chip; static struct irq_chip stm32_exti_h_chip;
static struct irq_chip stm32_exti_h_chip_direct; static struct irq_chip stm32_exti_h_chip_direct;
static const struct stm32_desc_irq stm32mp1_desc_irq[] = { #define EXTI_INVALID_IRQ U8_MAX
{ .exti = 0, .irq_parent = 6, .chip = &stm32_exti_h_chip }, #define STM32MP1_DESC_IRQ_SIZE (ARRAY_SIZE(stm32mp1_exti_banks) * IRQS_PER_BANK)
{ .exti = 1, .irq_parent = 7, .chip = &stm32_exti_h_chip },
{ .exti = 2, .irq_parent = 8, .chip = &stm32_exti_h_chip }, static const u8 stm32mp1_desc_irq[] = {
{ .exti = 3, .irq_parent = 9, .chip = &stm32_exti_h_chip }, /* default value */
{ .exti = 4, .irq_parent = 10, .chip = &stm32_exti_h_chip }, [0 ... (STM32MP1_DESC_IRQ_SIZE - 1)] = EXTI_INVALID_IRQ,
{ .exti = 5, .irq_parent = 23, .chip = &stm32_exti_h_chip },
{ .exti = 6, .irq_parent = 64, .chip = &stm32_exti_h_chip }, [0] = 6,
{ .exti = 7, .irq_parent = 65, .chip = &stm32_exti_h_chip }, [1] = 7,
{ .exti = 8, .irq_parent = 66, .chip = &stm32_exti_h_chip }, [2] = 8,
{ .exti = 9, .irq_parent = 67, .chip = &stm32_exti_h_chip }, [3] = 9,
{ .exti = 10, .irq_parent = 40, .chip = &stm32_exti_h_chip }, [4] = 10,
{ .exti = 11, .irq_parent = 42, .chip = &stm32_exti_h_chip }, [5] = 23,
{ .exti = 12, .irq_parent = 76, .chip = &stm32_exti_h_chip }, [6] = 64,
{ .exti = 13, .irq_parent = 77, .chip = &stm32_exti_h_chip }, [7] = 65,
{ .exti = 14, .irq_parent = 121, .chip = &stm32_exti_h_chip }, [8] = 66,
{ .exti = 15, .irq_parent = 127, .chip = &stm32_exti_h_chip }, [9] = 67,
{ .exti = 16, .irq_parent = 1, .chip = &stm32_exti_h_chip }, [10] = 40,
{ .exti = 19, .irq_parent = 3, .chip = &stm32_exti_h_chip_direct }, [11] = 42,
{ .exti = 21, .irq_parent = 31, .chip = &stm32_exti_h_chip_direct }, [12] = 76,
{ .exti = 22, .irq_parent = 33, .chip = &stm32_exti_h_chip_direct }, [13] = 77,
{ .exti = 23, .irq_parent = 72, .chip = &stm32_exti_h_chip_direct }, [14] = 121,
{ .exti = 24, .irq_parent = 95, .chip = &stm32_exti_h_chip_direct }, [15] = 127,
{ .exti = 25, .irq_parent = 107, .chip = &stm32_exti_h_chip_direct }, [16] = 1,
{ .exti = 26, .irq_parent = 37, .chip = &stm32_exti_h_chip_direct }, [19] = 3,
{ .exti = 27, .irq_parent = 38, .chip = &stm32_exti_h_chip_direct }, [21] = 31,
{ .exti = 28, .irq_parent = 39, .chip = &stm32_exti_h_chip_direct }, [22] = 33,
{ .exti = 29, .irq_parent = 71, .chip = &stm32_exti_h_chip_direct }, [23] = 72,
{ .exti = 30, .irq_parent = 52, .chip = &stm32_exti_h_chip_direct }, [24] = 95,
{ .exti = 31, .irq_parent = 53, .chip = &stm32_exti_h_chip_direct }, [25] = 107,
{ .exti = 32, .irq_parent = 82, .chip = &stm32_exti_h_chip_direct }, [26] = 37,
{ .exti = 33, .irq_parent = 83, .chip = &stm32_exti_h_chip_direct }, [27] = 38,
{ .exti = 47, .irq_parent = 93, .chip = &stm32_exti_h_chip_direct }, [28] = 39,
{ .exti = 48, .irq_parent = 138, .chip = &stm32_exti_h_chip_direct }, [29] = 71,
{ .exti = 50, .irq_parent = 139, .chip = &stm32_exti_h_chip_direct }, [30] = 52,
{ .exti = 52, .irq_parent = 140, .chip = &stm32_exti_h_chip_direct }, [31] = 53,
{ .exti = 53, .irq_parent = 141, .chip = &stm32_exti_h_chip_direct }, [32] = 82,
{ .exti = 54, .irq_parent = 135, .chip = &stm32_exti_h_chip_direct }, [33] = 83,
{ .exti = 61, .irq_parent = 100, .chip = &stm32_exti_h_chip_direct }, [47] = 93,
{ .exti = 65, .irq_parent = 144, .chip = &stm32_exti_h_chip }, [48] = 138,
{ .exti = 68, .irq_parent = 143, .chip = &stm32_exti_h_chip }, [50] = 139,
{ .exti = 70, .irq_parent = 62, .chip = &stm32_exti_h_chip_direct }, [52] = 140,
{ .exti = 73, .irq_parent = 129, .chip = &stm32_exti_h_chip }, [53] = 141,
[54] = 135,
[61] = 100,
[65] = 144,
[68] = 143,
[70] = 62,
[73] = 129,
}; };
static const struct stm32_desc_irq stm32mp13_desc_irq[] = { static const u8 stm32mp13_desc_irq[] = {
{ .exti = 0, .irq_parent = 6, .chip = &stm32_exti_h_chip }, /* default value */
{ .exti = 1, .irq_parent = 7, .chip = &stm32_exti_h_chip }, [0 ... (STM32MP1_DESC_IRQ_SIZE - 1)] = EXTI_INVALID_IRQ,
{ .exti = 2, .irq_parent = 8, .chip = &stm32_exti_h_chip },
{ .exti = 3, .irq_parent = 9, .chip = &stm32_exti_h_chip }, [0] = 6,
{ .exti = 4, .irq_parent = 10, .chip = &stm32_exti_h_chip }, [1] = 7,
{ .exti = 5, .irq_parent = 24, .chip = &stm32_exti_h_chip }, [2] = 8,
{ .exti = 6, .irq_parent = 65, .chip = &stm32_exti_h_chip }, [3] = 9,
{ .exti = 7, .irq_parent = 66, .chip = &stm32_exti_h_chip }, [4] = 10,
{ .exti = 8, .irq_parent = 67, .chip = &stm32_exti_h_chip }, [5] = 24,
{ .exti = 9, .irq_parent = 68, .chip = &stm32_exti_h_chip }, [6] = 65,
{ .exti = 10, .irq_parent = 41, .chip = &stm32_exti_h_chip }, [7] = 66,
{ .exti = 11, .irq_parent = 43, .chip = &stm32_exti_h_chip }, [8] = 67,
{ .exti = 12, .irq_parent = 77, .chip = &stm32_exti_h_chip }, [9] = 68,
{ .exti = 13, .irq_parent = 78, .chip = &stm32_exti_h_chip }, [10] = 41,
{ .exti = 14, .irq_parent = 106, .chip = &stm32_exti_h_chip }, [11] = 43,
{ .exti = 15, .irq_parent = 109, .chip = &stm32_exti_h_chip }, [12] = 77,
{ .exti = 16, .irq_parent = 1, .chip = &stm32_exti_h_chip }, [13] = 78,
{ .exti = 19, .irq_parent = 3, .chip = &stm32_exti_h_chip_direct }, [14] = 106,
{ .exti = 21, .irq_parent = 32, .chip = &stm32_exti_h_chip_direct }, [15] = 109,
{ .exti = 22, .irq_parent = 34, .chip = &stm32_exti_h_chip_direct }, [16] = 1,
{ .exti = 23, .irq_parent = 73, .chip = &stm32_exti_h_chip_direct }, [19] = 3,
{ .exti = 24, .irq_parent = 93, .chip = &stm32_exti_h_chip_direct }, [21] = 32,
{ .exti = 25, .irq_parent = 114, .chip = &stm32_exti_h_chip_direct }, [22] = 34,
{ .exti = 26, .irq_parent = 38, .chip = &stm32_exti_h_chip_direct }, [23] = 73,
{ .exti = 27, .irq_parent = 39, .chip = &stm32_exti_h_chip_direct }, [24] = 93,
{ .exti = 28, .irq_parent = 40, .chip = &stm32_exti_h_chip_direct }, [25] = 114,
{ .exti = 29, .irq_parent = 72, .chip = &stm32_exti_h_chip_direct }, [26] = 38,
{ .exti = 30, .irq_parent = 53, .chip = &stm32_exti_h_chip_direct }, [27] = 39,
{ .exti = 31, .irq_parent = 54, .chip = &stm32_exti_h_chip_direct }, [28] = 40,
{ .exti = 32, .irq_parent = 83, .chip = &stm32_exti_h_chip_direct }, [29] = 72,
{ .exti = 33, .irq_parent = 84, .chip = &stm32_exti_h_chip_direct }, [30] = 53,
{ .exti = 44, .irq_parent = 96, .chip = &stm32_exti_h_chip_direct }, [31] = 54,
{ .exti = 47, .irq_parent = 92, .chip = &stm32_exti_h_chip_direct }, [32] = 83,
{ .exti = 48, .irq_parent = 116, .chip = &stm32_exti_h_chip_direct }, [33] = 84,
{ .exti = 50, .irq_parent = 117, .chip = &stm32_exti_h_chip_direct }, [44] = 96,
{ .exti = 52, .irq_parent = 118, .chip = &stm32_exti_h_chip_direct }, [47] = 92,
{ .exti = 53, .irq_parent = 119, .chip = &stm32_exti_h_chip_direct }, [48] = 116,
{ .exti = 68, .irq_parent = 63, .chip = &stm32_exti_h_chip_direct }, [50] = 117,
{ .exti = 70, .irq_parent = 98, .chip = &stm32_exti_h_chip_direct }, [52] = 118,
[53] = 119,
[68] = 63,
[70] = 98,
}; };
static const struct stm32_exti_drv_data stm32mp1_drv_data = { static const struct stm32_exti_drv_data stm32mp1_drv_data = {
.exti_banks = stm32mp1_exti_banks, .exti_banks = stm32mp1_exti_banks,
.bank_nr = ARRAY_SIZE(stm32mp1_exti_banks), .bank_nr = ARRAY_SIZE(stm32mp1_exti_banks),
.desc_irqs = stm32mp1_desc_irq, .desc_irqs = stm32mp1_desc_irq,
.irq_nr = ARRAY_SIZE(stm32mp1_desc_irq),
}; };
static const struct stm32_exti_drv_data stm32mp13_drv_data = { static const struct stm32_exti_drv_data stm32mp13_drv_data = {
.exti_banks = stm32mp1_exti_banks, .exti_banks = stm32mp1_exti_banks,
.bank_nr = ARRAY_SIZE(stm32mp1_exti_banks), .bank_nr = ARRAY_SIZE(stm32mp1_exti_banks),
.desc_irqs = stm32mp13_desc_irq, .desc_irqs = stm32mp13_desc_irq,
.irq_nr = ARRAY_SIZE(stm32mp13_desc_irq),
}; };
static const struct
stm32_desc_irq *stm32_exti_get_desc(const struct stm32_exti_drv_data *drv_data,
irq_hw_number_t hwirq)
{
const struct stm32_desc_irq *desc = NULL;
int i;
if (!drv_data->desc_irqs)
return NULL;
for (i = 0; i < drv_data->irq_nr; i++) {
desc = &drv_data->desc_irqs[i];
if (desc->exti == hwirq)
break;
}
return desc;
}
static unsigned long stm32_exti_pending(struct irq_chip_generic *gc) static unsigned long stm32_exti_pending(struct irq_chip_generic *gc)
{ {
struct stm32_exti_chip_data *chip_data = gc->private; struct stm32_exti_chip_data *chip_data = gc->private;
...@@ -614,7 +603,7 @@ static int stm32_exti_h_set_affinity(struct irq_data *d, ...@@ -614,7 +603,7 @@ static int stm32_exti_h_set_affinity(struct irq_data *d,
if (d->parent_data->chip) if (d->parent_data->chip)
return irq_chip_set_affinity_parent(d, dest, force); return irq_chip_set_affinity_parent(d, dest, force);
return -EINVAL; return IRQ_SET_MASK_OK_DONE;
} }
static int __maybe_unused stm32_exti_h_suspend(void) static int __maybe_unused stm32_exti_h_suspend(void)
...@@ -691,8 +680,8 @@ static struct irq_chip stm32_exti_h_chip_direct = { ...@@ -691,8 +680,8 @@ static struct irq_chip stm32_exti_h_chip_direct = {
.name = "stm32-exti-h-direct", .name = "stm32-exti-h-direct",
.irq_eoi = irq_chip_eoi_parent, .irq_eoi = irq_chip_eoi_parent,
.irq_ack = irq_chip_ack_parent, .irq_ack = irq_chip_ack_parent,
.irq_mask = irq_chip_mask_parent, .irq_mask = stm32_exti_h_mask,
.irq_unmask = irq_chip_unmask_parent, .irq_unmask = stm32_exti_h_unmask,
.irq_retrigger = irq_chip_retrigger_hierarchy, .irq_retrigger = irq_chip_retrigger_hierarchy,
.irq_set_type = irq_chip_set_type_parent, .irq_set_type = irq_chip_set_type_parent,
.irq_set_wake = stm32_exti_h_set_wake, .irq_set_wake = stm32_exti_h_set_wake,
...@@ -706,28 +695,36 @@ static int stm32_exti_h_domain_alloc(struct irq_domain *dm, ...@@ -706,28 +695,36 @@ static int stm32_exti_h_domain_alloc(struct irq_domain *dm,
{ {
struct stm32_exti_host_data *host_data = dm->host_data; struct stm32_exti_host_data *host_data = dm->host_data;
struct stm32_exti_chip_data *chip_data; struct stm32_exti_chip_data *chip_data;
const struct stm32_desc_irq *desc; u8 desc_irq;
struct irq_fwspec *fwspec = data; struct irq_fwspec *fwspec = data;
struct irq_fwspec p_fwspec; struct irq_fwspec p_fwspec;
irq_hw_number_t hwirq; irq_hw_number_t hwirq;
int bank; int bank;
u32 event_trg;
struct irq_chip *chip;
hwirq = fwspec->param[0]; hwirq = fwspec->param[0];
if (hwirq >= host_data->drv_data->bank_nr * IRQS_PER_BANK)
return -EINVAL;
bank = hwirq / IRQS_PER_BANK; bank = hwirq / IRQS_PER_BANK;
chip_data = &host_data->chips_data[bank]; chip_data = &host_data->chips_data[bank];
event_trg = readl_relaxed(host_data->base + chip_data->reg_bank->trg_ofst);
chip = (event_trg & BIT(hwirq % IRQS_PER_BANK)) ?
&stm32_exti_h_chip : &stm32_exti_h_chip_direct;
irq_domain_set_hwirq_and_chip(dm, virq, hwirq, chip, chip_data);
desc = stm32_exti_get_desc(host_data->drv_data, hwirq); if (!host_data->drv_data || !host_data->drv_data->desc_irqs)
if (!desc)
return -EINVAL; return -EINVAL;
irq_domain_set_hwirq_and_chip(dm, virq, hwirq, desc->chip, desc_irq = host_data->drv_data->desc_irqs[hwirq];
chip_data); if (desc_irq != EXTI_INVALID_IRQ) {
if (desc->irq_parent) {
p_fwspec.fwnode = dm->parent->fwnode; p_fwspec.fwnode = dm->parent->fwnode;
p_fwspec.param_count = 3; p_fwspec.param_count = 3;
p_fwspec.param[0] = GIC_SPI; p_fwspec.param[0] = GIC_SPI;
p_fwspec.param[1] = desc->irq_parent; p_fwspec.param[1] = desc_irq;
p_fwspec.param[2] = IRQ_TYPE_LEVEL_HIGH; p_fwspec.param[2] = IRQ_TYPE_LEVEL_HIGH;
return irq_domain_alloc_irqs_parent(dm, virq, 1, &p_fwspec); return irq_domain_alloc_irqs_parent(dm, virq, 1, &p_fwspec);
...@@ -792,7 +789,8 @@ stm32_exti_chip_data *stm32_exti_chip_init(struct stm32_exti_host_data *h_data, ...@@ -792,7 +789,8 @@ stm32_exti_chip_data *stm32_exti_chip_init(struct stm32_exti_host_data *h_data,
* clear registers to avoid residue * clear registers to avoid residue
*/ */
writel_relaxed(0, base + stm32_bank->imr_ofst); writel_relaxed(0, base + stm32_bank->imr_ofst);
writel_relaxed(0, base + stm32_bank->emr_ofst); if (stm32_bank->emr_ofst != UNDEF_REG)
writel_relaxed(0, base + stm32_bank->emr_ofst);
pr_info("%pOF: bank%d\n", node, bank_idx); pr_info("%pOF: bank%d\n", node, bank_idx);
......
kernel/irq/chip.c
浏览文件 @ 828f5602
...@@ -1516,7 +1516,8 @@ int irq_chip_request_resources_parent(struct irq_data *data) ...@@ -1516,7 +1516,8 @@ int irq_chip_request_resources_parent(struct irq_data *data)
if (data->chip->irq_request_resources) if (data->chip->irq_request_resources)
return data->chip->irq_request_resources(data); return data->chip->irq_request_resources(data);
return -ENOSYS; /* no error on missing optional irq_chip::irq_request_resources */
return 0;
} }
EXPORT_SYMBOL_GPL(irq_chip_request_resources_parent); EXPORT_SYMBOL_GPL(irq_chip_request_resources_parent);
......
Markdown is supported
0% 或 .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑！
想要评论请 注册 或