提交 44fefab4 编写于 作者: S Stephen Warren

ARM: tegra: Fix Beaver's PCIe lane configuration

Beaver's PCIe lane configuration most closely matches x2 x2 x2 rather
than x4 x1 x1, since clocks 0 and 2 are used, and lanes 0 and 5 are used,
and the only way those align is with a x2 x2 x2 configuration.

Also, disable root port 1; there's nothing connected to it. Root port 0
is the on-board PCIe Ethernet, and port 2 is the mini-PCIe slot.
Signed-off-by: NStephen Warren <swarren@nvidia.com>
Signed-off-by: NThierry Reding <treding@nvidia.com>
Signed-off-by: NStephen Warren <swarren@nvidia.com>
上级 bb034cb5
...@@ -18,16 +18,16 @@ ...@@ -18,16 +18,16 @@
pci@1,0 { pci@1,0 {
status = "okay"; status = "okay";
nvidia,num-lanes = <4>; nvidia,num-lanes = <2>;
}; };
pci@2,0 { pci@2,0 {
status = "okay"; nvidia,num-lanes = <2>;
nvidia,num-lanes = <1>;
}; };
pci@3,0 { pci@3,0 {
nvidia,num-lanes = <1>; status = "okay";
nvidia,num-lanes = <2>;
}; };
}; };
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册