EDAC/i10nm: Add Intel Sapphire Rapids server support
mainline inclusion from mainline-v5.11-rc1 commit 479f58dd category: feature bugzilla: https://gitee.com/openeuler/intel-kernel/issues/I5HAC1 CVE: NA Intel_SIG: commit 479f58dd EDAC/i10nm: Add Intel Sapphire Rapids server support. Backport for add EDAC SPR suppporting. -------------------------------- The Sapphire Rapids CPU model shares the same memory controller architecture with Ice Lake server. There are some configurations different from Ice Lake server as below: - The device ID for configuration agent. - The size for per channel memory-mapped I/O. - The DDR5 memory support. So add the above configurations and the Sapphire Rapids CPU model ID for EDAC support. Signed-off-by: NQiuxu Zhuo <qiuxu.zhuo@intel.com> Signed-off-by: NTony Luck <tony.luck@intel.com> Signed-off-by: NYouquan Song <youquan.song@intel.com>
Showing
想要评论请 注册 或 登录