scsi: ufs: core: mcq: Configure operation and runtime interface
Runtime and operation registers are defined per Submission and Completion queue. The location of these registers is not defined in the spec; meaning the offsets and stride may vary for different HC vendors. Establish the stride, base address, and doorbell address offsets from vendor host driver and program it. Co-developed-by: NCan Guo <quic_cang@quicinc.com> Signed-off-by: NCan Guo <quic_cang@quicinc.com> Signed-off-by: NAsutosh Das <quic_asutoshd@quicinc.com> Reviewed-by: NManivannan Sadhasivam <mani@kernel.org> Reviewed-by: NBart Van Assche <bvanassche@acm.org> Signed-off-by: NMartin K. Petersen <martin.petersen@oracle.com>
Showing
想要评论请 注册 或 登录