提交 1789cab4 编写于 作者: B Ben Skeggs

drm/nouveau/clk: allow fb to signal it needs to do a multi-stage reclock

Signed-off-by: NBen Skeggs <bskeggs@redhat.com>
上级 b655f2bb
...@@ -182,9 +182,12 @@ nouveau_pstate_prog(struct nouveau_clock *clk, int pstatei) ...@@ -182,9 +182,12 @@ nouveau_pstate_prog(struct nouveau_clock *clk, int pstatei)
clk->pstate = pstatei; clk->pstate = pstatei;
if (pfb->ram->calc) { if (pfb->ram->calc) {
ret = pfb->ram->calc(pfb, pstate->base.domain[nv_clk_src_mem]); int khz = pstate->base.domain[nv_clk_src_mem];
if (ret == 0) do {
ret = pfb->ram->prog(pfb); ret = pfb->ram->calc(pfb, khz);
if (ret == 0)
ret = pfb->ram->prog(pfb);
} while (ret > 0);
pfb->ram->tidy(pfb); pfb->ram->tidy(pfb);
} }
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册