Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
openeuler
Kernel
提交
14caba44
K
Kernel
项目概览
openeuler
/
Kernel
1 年多 前同步成功
通知
8
Star
0
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
DevOps
流水线
流水线任务
计划
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
K
Kernel
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
DevOps
DevOps
流水线
流水线任务
计划
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
流水线任务
提交
Issue看板
提交
14caba44
编写于
8月 20, 2015
作者:
B
Ben Skeggs
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
drm/nouveau/bus: switch to device pri macros
Signed-off-by:
N
Ben Skeggs
<
bskeggs@redhat.com
>
上级
d8f266a3
变更
6
隐藏空白更改
内联
并排
Showing
6 changed file
with
54 addition
and
43 deletion
+54
-43
drivers/gpu/drm/nouveau/nvkm/subdev/bus/g94.c
drivers/gpu/drm/nouveau/nvkm/subdev/bus/g94.c
+7
-6
drivers/gpu/drm/nouveau/nvkm/subdev/bus/gf100.c
drivers/gpu/drm/nouveau/nvkm/subdev/bus/gf100.c
+10
-8
drivers/gpu/drm/nouveau/nvkm/subdev/bus/hwsq.h
drivers/gpu/drm/nouveau/nvkm/subdev/bus/hwsq.h
+2
-1
drivers/gpu/drm/nouveau/nvkm/subdev/bus/nv04.c
drivers/gpu/drm/nouveau/nvkm/subdev/bus/nv04.c
+8
-6
drivers/gpu/drm/nouveau/nvkm/subdev/bus/nv31.c
drivers/gpu/drm/nouveau/nvkm/subdev/bus/nv31.c
+11
-9
drivers/gpu/drm/nouveau/nvkm/subdev/bus/nv50.c
drivers/gpu/drm/nouveau/nvkm/subdev/bus/nv50.c
+16
-13
未找到文件。
drivers/gpu/drm/nouveau/nvkm/subdev/bus/g94.c
浏览文件 @
14caba44
...
...
@@ -29,15 +29,16 @@
static
int
g94_bus_hwsq_exec
(
struct
nvkm_bus
*
bus
,
u32
*
data
,
u32
size
)
{
struct
nvkm_device
*
device
=
bus
->
subdev
.
device
;
int
i
;
nv
_mask
(
bus
,
0x001098
,
0x00000008
,
0x00000000
);
nv
_wr32
(
bus
,
0x001304
,
0x00000000
);
nv
_wr32
(
bus
,
0x001318
,
0x00000000
);
nv
km_mask
(
device
,
0x001098
,
0x00000008
,
0x00000000
);
nv
km_wr32
(
device
,
0x001304
,
0x00000000
);
nv
km_wr32
(
device
,
0x001318
,
0x00000000
);
for
(
i
=
0
;
i
<
size
;
i
++
)
nv
_wr32
(
bus
,
0x080000
+
(
i
*
4
),
data
[
i
]);
nv
_mask
(
bus
,
0x001098
,
0x00000018
,
0x00000018
);
nv
_wr32
(
bus
,
0x00130c
,
0x00000001
);
nv
km_wr32
(
device
,
0x080000
+
(
i
*
4
),
data
[
i
]);
nv
km_mask
(
device
,
0x001098
,
0x00000018
,
0x00000018
);
nv
km_wr32
(
device
,
0x00130c
,
0x00000001
);
return
nv_wait
(
bus
,
0x001308
,
0x00000100
,
0x00000000
)
?
0
:
-
ETIMEDOUT
;
}
...
...
drivers/gpu/drm/nouveau/nvkm/subdev/bus/gf100.c
浏览文件 @
14caba44
...
...
@@ -28,11 +28,12 @@ static void
gf100_bus_intr
(
struct
nvkm_subdev
*
subdev
)
{
struct
nvkm_bus
*
bus
=
nvkm_bus
(
subdev
);
u32
stat
=
nv_rd32
(
bus
,
0x001100
)
&
nv_rd32
(
bus
,
0x001140
);
struct
nvkm_device
*
device
=
bus
->
subdev
.
device
;
u32
stat
=
nvkm_rd32
(
device
,
0x001100
)
&
nvkm_rd32
(
device
,
0x001140
);
if
(
stat
&
0x0000000e
)
{
u32
addr
=
nv
_rd32
(
bus
,
0x009084
);
u32
data
=
nv
_rd32
(
bus
,
0x009088
);
u32
addr
=
nv
km_rd32
(
device
,
0x009084
);
u32
data
=
nv
km_rd32
(
device
,
0x009088
);
nv_error
(
bus
,
"MMIO %s of 0x%08x FAULT at 0x%06x [ %s%s%s]
\n
"
,
(
addr
&
0x00000002
)
?
"write"
:
"read"
,
data
,
...
...
@@ -41,14 +42,14 @@ gf100_bus_intr(struct nvkm_subdev *subdev)
(
stat
&
0x00000004
)
?
"IBUS "
:
""
,
(
stat
&
0x00000008
)
?
"TIMEOUT "
:
""
);
nv
_wr32
(
bus
,
0x009084
,
0x00000000
);
nv
_wr32
(
bus
,
0x001100
,
(
stat
&
0x0000000e
));
nv
km_wr32
(
device
,
0x009084
,
0x00000000
);
nv
km_wr32
(
device
,
0x001100
,
(
stat
&
0x0000000e
));
stat
&=
~
0x0000000e
;
}
if
(
stat
)
{
nv_error
(
bus
,
"unknown intr 0x%08x
\n
"
,
stat
);
nv
_mask
(
bus
,
0x001140
,
stat
,
0x00000000
);
nv
km_mask
(
device
,
0x001140
,
stat
,
0x00000000
);
}
}
...
...
@@ -56,14 +57,15 @@ static int
gf100_bus_init
(
struct
nvkm_object
*
object
)
{
struct
nvkm_bus
*
bus
=
(
void
*
)
object
;
struct
nvkm_device
*
device
=
bus
->
subdev
.
device
;
int
ret
;
ret
=
nvkm_bus_init
(
bus
);
if
(
ret
)
return
ret
;
nv
_wr32
(
bus
,
0x001100
,
0xffffffff
);
nv
_wr32
(
bus
,
0x001140
,
0x0000000e
);
nv
km_wr32
(
device
,
0x001100
,
0xffffffff
);
nv
km_wr32
(
device
,
0x001140
,
0x0000000e
);
return
0
;
}
...
...
drivers/gpu/drm/nouveau/nvkm/subdev/bus/hwsq.h
浏览文件 @
14caba44
...
...
@@ -85,8 +85,9 @@ hwsq_exec(struct hwsq *ram, bool exec)
static
inline
u32
hwsq_rd32
(
struct
hwsq
*
ram
,
struct
hwsq_reg
*
reg
)
{
struct
nvkm_device
*
device
=
ram
->
subdev
->
device
;
if
(
reg
->
sequence
!=
ram
->
sequence
)
reg
->
data
=
nv
_rd32
(
ram
->
subdev
,
reg
->
addr
);
reg
->
data
=
nv
km_rd32
(
device
,
reg
->
addr
);
return
reg
->
data
;
}
...
...
drivers/gpu/drm/nouveau/nvkm/subdev/bus/nv04.c
浏览文件 @
14caba44
...
...
@@ -28,12 +28,13 @@ static void
nv04_bus_intr
(
struct
nvkm_subdev
*
subdev
)
{
struct
nvkm_bus
*
bus
=
nvkm_bus
(
subdev
);
u32
stat
=
nv_rd32
(
bus
,
0x001100
)
&
nv_rd32
(
bus
,
0x001140
);
struct
nvkm_device
*
device
=
bus
->
subdev
.
device
;
u32
stat
=
nvkm_rd32
(
device
,
0x001100
)
&
nvkm_rd32
(
device
,
0x001140
);
if
(
stat
&
0x00000001
)
{
nv_error
(
bus
,
"BUS ERROR
\n
"
);
stat
&=
~
0x00000001
;
nv
_wr32
(
bus
,
0x001100
,
0x00000001
);
nv
km_wr32
(
device
,
0x001100
,
0x00000001
);
}
if
(
stat
&
0x00000110
)
{
...
...
@@ -41,12 +42,12 @@ nv04_bus_intr(struct nvkm_subdev *subdev)
if
(
subdev
&&
subdev
->
intr
)
subdev
->
intr
(
subdev
);
stat
&=
~
0x00000110
;
nv
_wr32
(
bus
,
0x001100
,
0x00000110
);
nv
km_wr32
(
device
,
0x001100
,
0x00000110
);
}
if
(
stat
)
{
nv_error
(
bus
,
"unknown intr 0x%08x
\n
"
,
stat
);
nv
_mask
(
bus
,
0x001140
,
stat
,
0x00000000
);
nv
km_mask
(
device
,
0x001140
,
stat
,
0x00000000
);
}
}
...
...
@@ -54,9 +55,10 @@ static int
nv04_bus_init
(
struct
nvkm_object
*
object
)
{
struct
nvkm_bus
*
bus
=
(
void
*
)
object
;
struct
nvkm_device
*
device
=
bus
->
subdev
.
device
;
nv
_wr32
(
bus
,
0x001100
,
0xffffffff
);
nv
_wr32
(
bus
,
0x001140
,
0x00000111
);
nv
km_wr32
(
device
,
0x001100
,
0xffffffff
);
nv
km_wr32
(
device
,
0x001140
,
0x00000111
);
return
nvkm_bus_init
(
bus
);
}
...
...
drivers/gpu/drm/nouveau/nvkm/subdev/bus/nv31.c
浏览文件 @
14caba44
...
...
@@ -28,8 +28,9 @@ static void
nv31_bus_intr
(
struct
nvkm_subdev
*
subdev
)
{
struct
nvkm_bus
*
bus
=
nvkm_bus
(
subdev
);
u32
stat
=
nv_rd32
(
bus
,
0x001100
)
&
nv_rd32
(
bus
,
0x001140
);
u32
gpio
=
nv_rd32
(
bus
,
0x001104
)
&
nv_rd32
(
bus
,
0x001144
);
struct
nvkm_device
*
device
=
bus
->
subdev
.
device
;
u32
stat
=
nvkm_rd32
(
device
,
0x001100
)
&
nvkm_rd32
(
device
,
0x001140
);
u32
gpio
=
nvkm_rd32
(
device
,
0x001104
)
&
nvkm_rd32
(
device
,
0x001144
);
if
(
gpio
)
{
subdev
=
nvkm_subdev
(
bus
,
NVDEV_SUBDEV_GPIO
);
...
...
@@ -38,15 +39,15 @@ nv31_bus_intr(struct nvkm_subdev *subdev)
}
if
(
stat
&
0x00000008
)
{
/* NV41- */
u32
addr
=
nv
_rd32
(
bus
,
0x009084
);
u32
data
=
nv
_rd32
(
bus
,
0x009088
);
u32
addr
=
nv
km_rd32
(
device
,
0x009084
);
u32
data
=
nv
km_rd32
(
device
,
0x009088
);
nv_error
(
bus
,
"MMIO %s of 0x%08x FAULT at 0x%06x
\n
"
,
(
addr
&
0x00000002
)
?
"write"
:
"read"
,
data
,
(
addr
&
0x00fffffc
));
stat
&=
~
0x00000008
;
nv
_wr32
(
bus
,
0x001100
,
0x00000008
);
nv
km_wr32
(
device
,
0x001100
,
0x00000008
);
}
if
(
stat
&
0x00070000
)
{
...
...
@@ -54,12 +55,12 @@ nv31_bus_intr(struct nvkm_subdev *subdev)
if
(
subdev
&&
subdev
->
intr
)
subdev
->
intr
(
subdev
);
stat
&=
~
0x00070000
;
nv
_wr32
(
bus
,
0x001100
,
0x00070000
);
nv
km_wr32
(
device
,
0x001100
,
0x00070000
);
}
if
(
stat
)
{
nv_error
(
bus
,
"unknown intr 0x%08x
\n
"
,
stat
);
nv
_mask
(
bus
,
0x001140
,
stat
,
0x00000000
);
nv
km_mask
(
device
,
0x001140
,
stat
,
0x00000000
);
}
}
...
...
@@ -67,14 +68,15 @@ static int
nv31_bus_init
(
struct
nvkm_object
*
object
)
{
struct
nvkm_bus
*
bus
=
(
void
*
)
object
;
struct
nvkm_device
*
device
=
bus
->
subdev
.
device
;
int
ret
;
ret
=
nvkm_bus_init
(
bus
);
if
(
ret
)
return
ret
;
nv
_wr32
(
bus
,
0x001100
,
0xffffffff
);
nv
_wr32
(
bus
,
0x001140
,
0x00070008
);
nv
km_wr32
(
device
,
0x001100
,
0xffffffff
);
nv
km_wr32
(
device
,
0x001140
,
0x00070008
);
return
0
;
}
...
...
drivers/gpu/drm/nouveau/nvkm/subdev/bus/nv50.c
浏览文件 @
14caba44
...
...
@@ -29,14 +29,15 @@
static
int
nv50_bus_hwsq_exec
(
struct
nvkm_bus
*
bus
,
u32
*
data
,
u32
size
)
{
struct
nvkm_device
*
device
=
bus
->
subdev
.
device
;
int
i
;
nv
_mask
(
bus
,
0x001098
,
0x00000008
,
0x00000000
);
nv
_wr32
(
bus
,
0x001304
,
0x00000000
);
nv
km_mask
(
device
,
0x001098
,
0x00000008
,
0x00000000
);
nv
km_wr32
(
device
,
0x001304
,
0x00000000
);
for
(
i
=
0
;
i
<
size
;
i
++
)
nv
_wr32
(
bus
,
0x001400
+
(
i
*
4
),
data
[
i
]);
nv
_mask
(
bus
,
0x001098
,
0x00000018
,
0x00000018
);
nv
_wr32
(
bus
,
0x00130c
,
0x00000003
);
nv
km_wr32
(
device
,
0x001400
+
(
i
*
4
),
data
[
i
]);
nv
km_mask
(
device
,
0x001098
,
0x00000018
,
0x00000018
);
nv
km_wr32
(
device
,
0x00130c
,
0x00000003
);
return
nv_wait
(
bus
,
0x001308
,
0x00000100
,
0x00000000
)
?
0
:
-
ETIMEDOUT
;
}
...
...
@@ -45,18 +46,19 @@ void
nv50_bus_intr
(
struct
nvkm_subdev
*
subdev
)
{
struct
nvkm_bus
*
bus
=
nvkm_bus
(
subdev
);
u32
stat
=
nv_rd32
(
bus
,
0x001100
)
&
nv_rd32
(
bus
,
0x001140
);
struct
nvkm_device
*
device
=
bus
->
subdev
.
device
;
u32
stat
=
nvkm_rd32
(
device
,
0x001100
)
&
nvkm_rd32
(
device
,
0x001140
);
if
(
stat
&
0x00000008
)
{
u32
addr
=
nv
_rd32
(
bus
,
0x009084
);
u32
data
=
nv
_rd32
(
bus
,
0x009088
);
u32
addr
=
nv
km_rd32
(
device
,
0x009084
);
u32
data
=
nv
km_rd32
(
device
,
0x009088
);
nv_error
(
bus
,
"MMIO %s of 0x%08x FAULT at 0x%06x
\n
"
,
(
addr
&
0x00000002
)
?
"write"
:
"read"
,
data
,
(
addr
&
0x00fffffc
));
stat
&=
~
0x00000008
;
nv
_wr32
(
bus
,
0x001100
,
0x00000008
);
nv
km_wr32
(
device
,
0x001100
,
0x00000008
);
}
if
(
stat
&
0x00010000
)
{
...
...
@@ -64,12 +66,12 @@ nv50_bus_intr(struct nvkm_subdev *subdev)
if
(
subdev
&&
subdev
->
intr
)
subdev
->
intr
(
subdev
);
stat
&=
~
0x00010000
;
nv
_wr32
(
bus
,
0x001100
,
0x00010000
);
nv
km_wr32
(
device
,
0x001100
,
0x00010000
);
}
if
(
stat
)
{
nv_error
(
bus
,
"unknown intr 0x%08x
\n
"
,
stat
);
nv
_mask
(
bus
,
0x001140
,
stat
,
0
);
nv
km_mask
(
device
,
0x001140
,
stat
,
0
);
}
}
...
...
@@ -77,14 +79,15 @@ int
nv50_bus_init
(
struct
nvkm_object
*
object
)
{
struct
nvkm_bus
*
bus
=
(
void
*
)
object
;
struct
nvkm_device
*
device
=
bus
->
subdev
.
device
;
int
ret
;
ret
=
nvkm_bus_init
(
bus
);
if
(
ret
)
return
ret
;
nv
_wr32
(
bus
,
0x001100
,
0xffffffff
);
nv
_wr32
(
bus
,
0x001140
,
0x00010008
);
nv
km_wr32
(
device
,
0x001100
,
0xffffffff
);
nv
km_wr32
(
device
,
0x001140
,
0x00010008
);
return
0
;
}
...
...
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录