提交 045d0625 编写于 作者: J Jean-Jacques Hiblot 提交者: Geert Uytterhoeven

ARM: dts: r9a06g032: Add the watchdog nodes

This SoC includes 2 watchdog controllers (one per A7 core).
Signed-off-by: NJean-Jacques Hiblot <jjhiblot@traphandler.com>
Link: https://lore.kernel.org/r/20220221095032.95054-4-jjhiblot@traphandler.comSigned-off-by: NGeert Uytterhoeven <geert+renesas@glider.be>
上级 a3a59919
...@@ -66,6 +66,22 @@ ...@@ -66,6 +66,22 @@
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
ranges; ranges;
wdt0: watchdog@40008000 {
compatible = "renesas,r9a06g032-wdt", "renesas,rzn1-wdt";
reg = <0x40008000 0x1000>;
interrupts = <GIC_SPI 73 IRQ_TYPE_EDGE_RISING>;
clocks = <&sysctrl R9A06G032_CLK_WATCHDOG>;
status = "disabled";
};
wdt1: watchdog@40009000 {
compatible = "renesas,r9a06g032-wdt", "renesas,rzn1-wdt";
reg = <0x40009000 0x1000>;
interrupts = <GIC_SPI 74 IRQ_TYPE_EDGE_RISING>;
clocks = <&sysctrl R9A06G032_CLK_WATCHDOG>;
status = "disabled";
};
sysctrl: system-controller@4000c000 { sysctrl: system-controller@4000c000 {
compatible = "renesas,r9a06g032-sysctrl"; compatible = "renesas,r9a06g032-sysctrl";
reg = <0x4000c000 0x1000>; reg = <0x4000c000 0x1000>;
......
Markdown is supported
0% .
You are about to add 0 people to the discussion. Proceed with caution.
先完成此消息的编辑!
想要评论请 注册