Under onevf mode the smu support to other chips is not well
verified yet.
Signed-off-by: NJiansong Chen <Jiansong.Chen@amd.com>
Reviewed-by: NEvan Quan <evan.quan@amd.com>
Signed-off-by: NAlex Deucher <alexander.deucher@amd.com>