The Tegra210 timer provides fourteen 29-bit timer counters and one 32-bit
timestamp counter. The TMRs run at either a fixed 1 MHz clock rate derived
from the oscillator clock (TMR0-TMR9) or directly at the oscillator clock
(TMR10-TMR13). Each TMR can be programmed to generate one-shot periodic,
or watchdog interrupts.

Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: linux-kernel@vger.kernel.org
Cc: devicetree@vger.kernel.org
Signed-off-by: NJoseph Lo <josephl@nvidia.com>
Reviewed-by: NRob Herring <robh@kernel.org>
Acked-by: NJon Hunter <jonathanh@nvidia.com>
Signed-off-by: NDaniel Lezcano <daniel.lezcano@linaro.org>