* clear out any possible plb6 errors
* board interrupt handling setup within l2 reg set
* fsp2 parity error setup

All those points are needed for correct interrupt
handling on board level including error handling report.
Reviewed-by: NAlistair Popple <alistair@popple.id.au>
Signed-off-by: NIvan Mikhaylov <ivan@de.ibm.com>
Signed-off-by: NMichael Ellerman <mpe@ellerman.id.au>