Flush the writes to IRQSTATUS_L0 register in the DMA interrupt handler by reading the register
directly after write. This prevents the spurious DMA interrupts noted when using VDD_OPP 1
Signed-off-by: NMathias Nyman <mathias.nyman@nokia.com>
Acked-by: NSantosh Shilimkar <Santosh.shilimkar@ti.com>
Signed-off-by: NTony Lindgren <tony@atomide.com>