This enables the L2 cache controller available in Amlogic SoCs.
Signed-off-by: NBeniamino Galvani <b.galvani@gmail.com>
Acked-by: NArnd Bergmann <arnd@arndb.de>
Signed-off-by: NCarlo Caione <carlo@caione.org>