-
由 Madhav Chauhan 提交于
Add steps for enabling and disabling Port PLL as per bspec. Signed-off-by: NMadhav Chauhan <madhav.chauhan@intel.com> Signed-off-by: NAnder Conselvan de Oliveira <ander.conselvan.de.oliveira@intel.com> Reviewed-by: NRodrigo Vivi <rodrigo.vivi@intel.com> Link: http://patchwork.freedesktop.org/patch/msgid/1480667037-11215-6-git-send-email-ander.conselvan.de.oliveira@intel.com
f7044dd9