-
由 Yixun Lan 提交于
According to the datasheet, the od shift of sys_pll is actually 16. Fixes: 78b4af31 ('clk: meson-axg: add clock controller drivers') Signed-off-by: NYixun Lan <yixun.lan@amlogic.com> [fixed commit message] Signed-off-by: NJerome Brunet <jbrunet@baylibre.com>
2fa9b361