-
由 Michael Turquette 提交于
MPLLs are adjustable rate clocks derived from PLLs. On both Meson8b and GXBB they appear to be only derived from fixed_pll. Add support for these clock types so that they can be added to their respective drivers. Tested-by: NKevin Hilman <khilman@baylibre.com> Signed-off-by: NMichael Turquette <mturquette@baylibre.com>
1c50da4f